- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371048 > MC68HC11A8MCFN2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A8MCFN2 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 105/158頁(yè) |
| 文件大?。?/td> | 776K |
| 代理商： | MC68HC11A8MCFN2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)當(dāng)前第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MC68HC11A8
TECHNICAL DATA
CPU, ADDRESSING MODES, AND INSTRUCTION SET
MOTOROLA
10-7
10
BITA (opr)
Bit(s) Test A with Memory
AM
A IMM
A DIR
A EXT
A IND,X
A IND,Y
B IMM
B DIR
B EXT
B IND,X
B IND,Y
REL
REL
REL
REL
REL
REL
REL
REL
DIR
IND,X
IND,Y
REL
DIR
IND,X
IND,Y
DIR
IND,X
IND,Y
REL
REL
REL
INH
INH
INH
EXT
IND,X
IND,Y
A INH
B INH
INH
A IMM
A DIR
A EXT
A IND,X
A IND,Y
B IMM
B DIR
B EXT
B IND,X
B IND,Y
EXT
IND,X
IND,Y
A INH
B INH
IMM
DIR
EXT
IND,X
IND,Y
85
95
B5
A5
18 A5
ii
dd
hh ll
ff
ff
ii
dd
hh ll
ff
ff
2
2
3
2
3
2
2
3
2
3
2
2
2
2
2
2
2
2
4
4
5
2
4
4
5
3
3
4
2
2
2
1
1
1
3
2
3
1
1
1
2
2
3
2
3
2
2
3
2
3
3
2
3
1
1
4
3
4
3
3
2
3
4
4
5
2
3
4
4
5
3
3
3
3
3
3
3
3
6
7
8
3
6
7
8
6
7
8
6
3
3
2
2
2
6
6
7
2
2
2
2
3
4
4
5
2
3
4
4
5
6
6
7
2
2
5
6
7
7
7
3-1
4-1
5-2
6-2
7-2
3-1
4-1
5-2
6-2
7-2
8-1
8-1
8-1
8-1
8-1
8-1
8-1
8-1
4-11
6-14
7-11
8-1
4-11
6-14 7-
11
4-10
6-13
7-10
8-2
8-1
8-1
2-1
2-1
2-1
5-8
6-3
7-3
2-1
2-1
2-1
3-1
4-1
5-2
6-2
7-2
3-1
4-1
5-2
6-2
7-2
5-8
6-3
7-3
2-1
2-1
3-5
4-9
5-11
6-11
7-8
- - - -
¤ ¤
0 -
BITB (opr)
Bit(s) Test B with Memory
BM
C5
D5
F5
E5
18 E5
- - - -
¤ ¤
0 -
BLE (rel)
BLO (rel)
BLS (rel)
BLT (rel)
BMI (rel)
BNE (rel)
BPL (rel)
BRA (rel)
BRCLR(opr)
Branch if
≤
Zero
Branch if Lower
Branch if Lower or Same
Branch If < Zero
Branch if Minus
Branch if Not = Zero
Branch if Plus
Branch Always
Branch if Bit(s) Clear
Z + (N
⊕
V) = 1
C = 1
C + Z = 1
N
⊕
V = 1
N = 1
Z = 0
N = 0
1 = 1
M mm = 0
2F rr
25 rr
23 rr
2D rr
2B rr
26 rr
2A rr
20 rr
13
1F
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - - - - - -
(msk)
(rel)
18 1F
dd mm rr
ff mm rr
ff mm rr
21 rr
12
1E
18 1E
ff mm rr
14
1C
18 1C
ff mm
8D rr
28 rr
29 rr
11
0C
0E
7F
6F
18 6F
ff
4F
5F
0A
81
91
B1
A1
18 A1
ff
C1
D1
F1
E1
18 E1
ff
73
63
18 63
ff
43
53
1A 83
1A 93
1A B3
1A A3
CD A3
ff
BRN (rel)
BRSET(opr)
Branch Never
Branch if Bit(s) Set
1 = 0
(M) mm = 0
- - - - - - - -
- - - - - - - -
(msk)
(rel)
dd mm rr
ff mm rr
BSET(opr)
(msk)
Set Bit(s)
M + mm
→
M
dd mm
ff mm
- - - -
¤ ¤
0 -
BSR (rel)
BVC (rel)
BVS (rel)
CBA
CLC
CLI
CLR (opr)
Branch to Subroutine
Branch if Overflow Clear
Branch if Overflow Set
Compare A to B
Clear Carry Bit
Clear Interrupt Mask
Clear Memory Byte
See Special Ops
V = 0
V = 1
A – B
0
→
C
0
→
l
0
→
M
- - - - - - - -
- - - - - - - -
- - - - - - - -
- - - -
¤ ¤ ¤ ¤
- - - - - - - 0
- - - 0 - - - -
- - - - 0 1 0 0
hh ll
ff
CLRA
CLRB
CLV
CMPA (opr) Compare A to Memory
Clear Accumulator A
Clear Accumulator B
CIear Overflow Flag
0
→
A
0
→
B
0
→
V
A – M
- - - - 0 1 0 0
- - - - 0 1 0 0
- - - - - - 0 -
- - - -
¤ ¤ ¤ ¤
ii
dd
hh ll
ff
CMPB (opr) Compare B to Memory
B – M
ii
dd
hh ll
ff
- - - -
¤ ¤ ¤ ¤
COM (opr)
1’s Complement Memory Byte $FF – M
→
M
hh ll
ff
- - - -
¤ ¤
0 1
COMA
COMB
CPD (opr)
1’s Complement A
1’s Complement B
Compare D to Memory 16-Bit
$FF – A
→
A
$FF – B
→
B
D – M:M + 1
- - - -
¤ ¤
0 1
- - - -
¤ ¤
0 1
- - - -
¤ ¤ ¤ ¤
jj kk
dd
hh ll
ff
Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 2 of 6)
Source
Form(s)
Operation
Boolean Expression
Addressing
Mode for
Operand
Machine Coding
(Hexadecimal)
Opcode
B
C
Cycle
by
Cycle*
Condition Codes
Operand(s)
S X H I N Z V C
*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A8BCFN2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCFU2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BMP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BVP2 | HCMOS Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A8P1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC11A8TS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontrollers |
| MC68HC11A8VCFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8VCFU2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11AOFNR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。