
Interrupts
MC68HC08GZ32 Data Sheet, Rev. 3
Freescale Semiconductor
123
2.
Receive Interrupt: A message has been received successfully and loaded into the foreground
receive buffer. This interrupt will be emitted immediately after receiving the EOF symbol. The RXF
flag is set.
3.
Wakeup Interrupt: An activity on the CAN bus occurred during MSCAN08 internal sleep mode or
power-down mode (provided SLPAK = WUPIE = 1).
4.
Error Interrupt: An overrun, error, or warning condition occurred. The receiver flag register
(CRFLG) will indicate one of the following conditions:
–
–
Receiver Warning: The receive error counter has reached the CPU warning limit of 96.
–
Transmitter Warning: The transmit error counter has reached the CPU warning limit of 96.
–
Receiver Error Passive: The receive error counter has exceeded the error passive limit of 127
and MSCAN08 has gone to error passive state.
–
Transmitter Error Passive: The transmit error counter has exceeded the error passive limit of
127 and MSCAN08 has gone to error passive state.
–
Bus Off: The transmit error counter has exceeded 255 and MSCAN08 has gone to bus off state.
12.6.1 Interrupt Acknowledge
Interrupts are directly associated with one or more status flags in either the MSCAN08 receiver flag
register (CRFLG) or the MSCAN08 transmitter flag register (CTFLG). Interrupts are pending as long as
one of the corresponding flags is set. The flags in the above registers must be reset within the interrupt
handler in order to handshake the interrupt. The flags are reset through writing a ‘1’ to the corresponding
bit position. A flag cannot be cleared if the respective condition still prevails.
NOTE
Bit manipulation instructions (BSET) shall not be used to clear interrupt
flags.
12.6.2 Interrupt Vectors
The MSCAN08 supports four interrupt vectors as shown in
Table 12-1. The vector addresses and the
relative interrupt priority are dependent on the chip integration and to be defined.
Table 12-1. MSCAN08 Interrupt Vector Addresses
Function
Source
Local
Mask
Global
Mask
Wakeup
WUPIF
WUPIE
I bit
Error interrupts
RWRNIF
RWRNIE
TWRNIF
TWRNIE
RERRIF
RERRIE
TERRIF
TERRIE
BOFFIF
BOFFIE
OVRIF
OVRIE
Receive
RXF
RXFIE
Transmit
TXE0
TXEIE0
TXE1
TXEIE1
TXE2
TXEIE2