參數(shù)資料
型號(hào)： MC68HC08AS20CFN
廠商： MOTOROLA INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, MICROCONTROLLER, PQCC52
封裝： PLASTIC, LCC-52
文件頁(yè)數(shù)： 13/96頁(yè)
文件大小： 3243K
代理商： MC68HC08AS20CFN
2
MOTOROLA
2-4
MC68HC05E0
FUNCTIONAL PIN DESCRIPTION
2.7
Port D (PD0 - PD7)
Port D is comprised of eight bidirectional pins (PD0 to PD7). The direction and state of each pin
is software programmable. Alternatively, Port D can be congured to provide address and control
lines for interfacing to external memory. During power-on or reset all port pins except PD0 are
dened as port inputs: PD0 is dened as an output and generates the internal bus timing signal
P02.
2.8
Port E (PE0 - PE3)
Port E is comprised of four bidirectional pins (PE0 to PE3). The direction and state of each pin is
software programmable. In addition, Port E can be congured to support the SPI and I2C-bus
functions. All pins are congured as inputs during power-on or reset.
2.9
CSROM
This active low output signal is used as a chip select for external ROM. If the XROM bit in the Timer
Control Register ($000C) is set to 1, this pin outputs a logic zero when an address in the range
$3000 to $FFFF is present on the address bus. CSROM is normally gated with P02 and is only
active during the “high” phase of P02. However, writing a logic zero to the XROM bit in the Timer
Control Register ($000C) forces CSROM to remain permanently low throughout the full memory
map ($0000-$FFFF). Clearing the XROM bit also has the effect of making all data bus lines input
only. This feature is intended for use in a two chip system (MC68HC05E0 and ROM/EPROM) and
helps minimise the amount of RFI generated by rapid switching of the bus and CSROM lines.
Note:
Although CSROM is permanently low throughout the full memory map, data on the data
bus will be ignored between addresses $0000-$01FF. This space is reserved for
internal memory in the MC68HC05E0. (The XROM bit does not affect the internal
memory map and Read and Write instructions can be executed as normal in this area.)
XROM
CSROM Pin
Data Bus
1
gated P02 ($3000-$FFFF)
Input/Output
0
always 0 ($0000-$FFFF)
Input only
20
相關(guān)PDF資料
PDF描述
MC68HC08AZ48AVFU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
MC68HC08AZ60FU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
MC68HC08AZ60FU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
MC68HC08AZ60MFU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
MC68HC08AZ60VFU 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC08AZ0 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Advance Information
MC68HC08AZ0CFU 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Advance Information
MC68HC08AZ16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC08AZ24 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC08AZ32 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Advance Information
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*