- 您現(xiàn)在的位置：買賣IC網 > PDF目錄45223 > MC68HC05SR3CP (MOTOROLA INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05SR3CP |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁數(shù)： | 32/96頁 |
| 文件大?。?/td> | 612K |
| 代理商： | MC68HC05SR3CP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MOTOROLA
5-2
MC68HC05SR3
RESETS AND INTERRUPTS
5
5.1.3
Low Voltage Reset (LVR)
When the LVR function is enabled, an internal reset is generated if the supply voltage, VDD, drops
This LVR function is enabled by setting the LVRE bit in the Miscellaneous Control Register.
LVRE — Low Voltage Reset Enable
1 (set)
–
Low Voltage Reset function enabled.
0 (clear) –
Low Voltage Reset function disabled.
Note:
The LVR function should not be enabled when operating VDD=3V.
5.2
INTERRUPTS
The MC68HC05SR3 MCU can be interrupted by different sources – four maskable hardware
interrupt and one non-maskable software interrupt:
Software Interrupt Instruction (SWI)
External signal on IRQ pin
External signal on IRQ2 pin
TImer Overow
Keyboard
If the interrupt mask bit (I-bit) in the Condition Code Register (CCR) is set, all maskable interrupts
are disabled. Clearing the I-bit enables interrupts.
Interrupts cause the processor to save the register contents on the stack and to set the interrupt
mask (I-bit) to prevent additional interrupts. The RTI instruction causes the register contents to be
recovered from the stack and normal processing to resume.
Unlike reset, hardware interrupts do not cause the current instruction execution to be halted, but
are considered pending until the current instruction is complete. The current instruction is the one
already fetched and being operated on. When the current instruction is complete, the processor
checks all pending hardware interrupts. If interrupts are not masked (CCR I-bit clear) the
processor proceeds with interrupt processing; otherwise, the next instruction is fetched and
executed. Table 5-1 shows the relative priority of all the possible interrupt sources. Figure 5-2
shows the interrupt processing ow.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Miscellaneous Control Register
$0C
KBIE
KBIC
INTO
INTE
LVRE
SM
IRQ2F IRQ2E 0001 0000
TPG
36
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC705SR3B | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05SR3FB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05SR3P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705SR3CFB | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05SU3AP | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05SU3A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core |
| MC68HC05T16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05V12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。