- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC05PL4CSD (MOTOROLA INC) 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05PL4CSD |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 32/98頁 |
| 文件大?。?/td> | 1019K |
| 代理商： | MC68HC05PL4CSD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
RESETS
MC68HC05PL4
5-6
REV 2.0
Does not affect the input capture edge bit (IEDG) in the TCR.
Does not affect the interrupt ags in the timer status register (TSR).
Does not affect the input capture registers (ICRH, ICRL).
Does not affect the output compare registers (OCRH, OCRL).
Therefore congure the port A pins PA2,PA3 as general I/O function. However the
timer is free running for interrupt process.
5.4.5 Keyboard Interrupt Interface
A reset has the following effects on the Keyboard Interrupt interface:
Clears all bits in Keyboard interrupt enable register (KIER) and
Keyboard interrupt disable
Clears all bits in Keyboard interrupt ag register (KIFR)
Clears all bits in Pull-Up enable register (PUER)
Therefore disables the Keyboard interrupt and leaves the shared port B pins as
general I/O. Any pending interrupt ag is cleared and the Keyboard interrupt is dis-
abled.
5.4.6 6-bit DAC Subsystem
A reset has the following effects on the DAC subsystem:
Clears all bits in DAC control Register, hence DAC subsystem is
disabled.
Therefore congure the port A pin PA1 as general I/O function.
5.4.7 System Clock Option Subsystem
At reset has the following effects on OSC clock subsystem
The internal RC is enabled and oscillating at around 500kHz
Internal clock divider selected to divide by 2 for bus frequency
5.4.8 Miscellaneous Subsystem
A P reset has the following effects on IRQ subsystem
IRQ is disabled and reset the IRQ selection as negative edge-triggered
and low level-triggered, hence the LED/IRQ pin function as LED output
pin
Therefore also disable the LED driver output, hence the LED/IRQ pin is in high
impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705PL4BDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BCDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4DW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4BCSD | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4P | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。