- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45220 > MC68HC05J5DW (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J5DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| 封裝： | SOIC-20 |
| 文件頁數(shù)： | 48/69頁 |
| 文件大?。?/td> | 394K |
| 代理商： | MC68HC05J5DW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
GENERAL RELEASE SPECIFICATION
December 11, 1996
MOTOROLA
MULTI-FUNCTION TIMER
MC68HC05J5
8-4
REV 1.1
TOFR - Timer Overow Acknowledge
The TOFR is an acknowledge bit that resets the TOF ag bit. This bit is unaf-
fected by reset. Reading the TOFR will always return a logical zero.
1 =
Clears the TOF ag bit.
0 =
Does not clear the TOF ag bit.
RTIFR - Real Time Interrupt Acknowledge
The RTIFR is an acknowledge bit that resets the RTIF ag bit. This bit is unaf-
fected by reset. Reading the RTIFR will always return a logical zero.
1 =
Clears the RTIF ag bit.
0 =
Does not clear the RTIF ag bit.
RT1:RT0 - Real Time Interrupt Rate Select
The RT0 and RT1 control bits select one of four taps for the Real Time Interrupt
RT0 and RT1 control bits are set by reset, selecting the lowest periodic rate and
therefore the maximum time in which to alter these bits if necessary. Care
should be taken when altering RT0 and RT1 if the time-out period is imminent
or uncertain. If the selected tap is modied during a cycle in which the counter
is switching, an RTIF could be missed or an additional one could be generated.
To avoid problems, the COP should be cleared just prior to changing RTI taps.
Table 8-1. RTI Rates and COP Reset Times
8.2
COP WATCHDOG TIMER
The COP (Computer Operating Properly) Watchdog Timer function is imple-
mented on this device by using the output of the RTI circuit and further dividing it
by eight. The minimum COP reset times are listed in Table 8-1. If the COP circuit
times out, an internal reset is generated and the reset vector is fetched. Prevent-
ing a COP time-out is done by writing a logical zero to bit 0 of address $07F0 as
shown in Figure 8-4. The COP register is shared with a Test ROM byte. This
address location is not affected by any reset signals. Reading this location will
return the Test ROM byte. When the COP is cleared, only the nal divide by eight
stage (output of the RTI) is cleared. The COP Watchdog Timer can be enabled/
disabled by a mask option.
RT1:RT0
1.000 MHz
2.000 MHz
00
32.768 ms
16.384 ms
01
65.536 ms
32.768 ms
10
131.072 ms
65.536 ms
11
RTI RATES AT fOP FREQ. SPECIFIED:
16.384 ms
8.192 ms
Divider
32768
65536
131072
16384
Divider
262144
524288
1048576
131072
1.000 MHz
2.000 MHz
262 ms
131 ms
524 ms
262 ms
1.059 s
524 ms
131 ms
66 ms
MIN. COP RESET AT fOP FREQ. SPECIFIED:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J5CJDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC05JB4DW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JJ6DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05JJ6P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05JJ6CP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05JJ6 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDWE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CPE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。