- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68EC060 (Motorola, Inc.) 32-Bit Microprocessors.(32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | MC68EC060 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 32-Bit Microprocessors.(32位微處理器) |
| 中文描述： | 32位微處理器。（32位微處理器） |
| 文件頁數(shù)： | 5/10頁 |
| 文件大小： | 68K |
| 代理商： | MC68EC060 |
MOTOROLA
MC68060 PRODUCT INFORMATION
5
EXECUTION UNIT
The MC68060 execution unit carries out logical and arithmetic operations. The execution unit contains an
instruction fetch unit, an integer unit, a branch cacheand a floating-point unit. The superscalar design of the
MC68060 provides dual execution pipelines in the instruction integer unit, providing simultaneous instruction
execution.
The superscalar operation of the execution unit can be disabled in software, turning off the second execution
pipeline for debugging. Disabling the superscalar operation also lowers power consumption.
INSTRUCTION FETCH UNIT
The instruction fetch unit contains an instruction fetch pipeline and the logic that interfaces to the branch cache.
The instruction fetch pipeline consists of four stages, providing the ability to prefetch instructions in advance
of their actual use in the instruction execution controller. The continuous fetching of instructions keeps the in-
struction execution unit busy for the greatest possible performance. Every instruction passes through each of
the four stages before entering the integer unit. The four stages in the instruction fetch pipeline are:
1)
Instruction Address Calculation—The virtual address of the instruction is determined.
2)
Instruction Fetch—The instruction is fetched from memory.
3)
Early Decode—The instruction is pre-decoded into a fixed length format for pipeline control information.
4)
Instruction Buffer—The instruction and its pipeline control information are buffered until the
integer execution pipeline is ready to process the instruction.
BRANCH CACHE
The branch cache plays a major role in achieving the performance levels of the MC68060. The concept of the
branch cache is to provide a mechanism that allows the instruction fetch pipeline to detect and change the
instruction stream before the change of flow affects the integer unit.
The branch cache is examined for a valid branch entry after each instruction fetch address is generated in the
instruction fetch pipeline. If a hit does not occur in the branch cache, the instruction fetch pipeline continues to
fetch instructions sequentially. If a hit occurs in the branch cache, indicating a branch taken instruction, the
current instruction stream is discarded and a new instruction stream is fetched starting at the location indicated
by the branch cache.
INTEGER UNIT
The integer unit contains dual integer execution pipelines, interface logic to the FPU (MC68060 only), and
control logic for data written to the data cache and MMU. The superscalar design of the dual integer execution
pipelines provides for simultaneous instruction execution, which allows processing more than one instruction
during each machine clock cycle. The net effect of this is a software-invisible pipeline capable of sustained
execution rates of less than one machine clock cycle per instruction for the M68000 instruction set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EN360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360CFE25 | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE25 | AC 4C 4#12 PIN PLUG 023 |
| MC68EN360FE25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE33 | QUad Integrated Communications Controller Users Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC060RC50 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060RC66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060RC75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC060ZU66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。