參數(shù)資料
型號(hào)： MC68EC030FE25CB1
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 5/36頁(yè)
文件大?。?/td> 0K
描述： IC MPU 32BIT ENH 25MHZ 132-CQFP
標(biāo)準(zhǔn)包裝： 180
系列： M680x0
處理器類型： M680x0 32-位
速度： 25MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 132-BCQFP
供應(yīng)商設(shè)備封裝： 132-CQFP（24x24）
包裝： 托盤
MOTOROLA
MC68EC030 TECHNICAL DATA
1 3
DATA CACHE
The organization of the data cache (see Figure 7) is similar to that of the instruction cache. However, the
tag is composed of the upper 24 address bits, the four valid bits, and all three function code bits, explicitly
specifying the address space associated with each line. The data cache employs a write-through policy
with programmable write allocation of data writes— i.e., if a cache hit occurs on a write cycle, both the data
cache and the external device are updated with the new data. If a write cycle generates a cache miss, the
external device is updated, and a new data cache entry can be replaced or allocated for that address,
depending on the state of the write-allocate (WA) bit in the CACR.
F F F
CC C 3
2 2 2 2 1 1 111111110000000000
21 0 1
3 20
1
98 7 65432109876543210
COMPARATOR
TAG
1 OF 16
SELECT
VALID
TAG REPLACE
INDEX
TAG
LINE HIT
DATA FROM DATA
CACHE DATA BUS
CACHE CONTROL LOGIC
V
ACCESS ADDRESS
DATA TO EXECUTION
UNIT
ENTRY HIT
A
LONG-WORD
SELECT
CACHE SIZE = 64 (LONG WORDS)
LINE SIZE = 4 (LONG WORDS)
SET SIZE = 1
AA AAAAAAAAAAAAAAAAAAAAAA
Figure 7. On-Chip Data Cache Organization
OPERAND TRANSFER MECHANISM
The MC68EC030 offers three different mechanisms by which data can be transferred into and out of the
chip. Asynchronous bus cycles, compatible with the asynchronous bus on the MC68020 and MC68030,
can transfer data in a minimum of three clock cycles; the amount of data transferred on each cycle is
determined by the dynamic bus sizing mechanism on a cycle-by-cycle basis with the data transfer and size
acknowledge (
DSACKx) signals. Synchronous bus cycles, compatible with the synchronous bus on the
MC68030, are terminated with the synchronous termination (
STERM) signal and always transfer 32-bits
of data in a minimum of two clock cycles, increasing the bus bandwidth available for other bus masters,
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68F375MZP33R2 IC MPU 32BIT 33MHZ 217-PBGA
MC68HC001CEI8 IC MPU 32BIT 8MHZ 68-PLCC
MC68HC11K1VFNE4 MCU 8-BIT 768 RAM 4MHZ 84-PLCC
MC68HC16Z1CPV25 IC MPU 1K RAM 25MHZ 144-LQFP
MC68HC16Z1VEH16 IC MCU 16BIT 1K FLASH 132-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EC030FE40B 制造商:Motorola Inc 功能描述:
MC68EC030FE40C 功能描述:微處理器 - MPU 32B ON-CHIP CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC030FE40C 制造商:Freescale Semiconductor 功能描述:Microprocessor
MC68EC030RP25B 制造商:Motorola Inc 功能描述:68EC030RP25B
MC68EC040 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*