- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68EC030FE25C (Freescale Semiconductor)IC MPU 32 BIT ENHANCED 132-CQFP PDF資料下載
參數(shù)資料
| 型號： | MC68EC030FE25C |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32 BIT ENHANCED 132-CQFP |
| 標準包裝： | 36 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BCQFP |
| 供應商設備封裝： | 132-CQFP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MOTOROLA
MC68EC030 TECHNICAL DATA
1 5
SYNCHRONOUS TRANSFERS
Synchronous bus cycles are terminated by asserting
STERM, which automatically indicates that the bus
transfer is for 32 bits. Since this input is not synchronized internally, two-clock-cycle bus accesses can be
performed if the signal is valid one clock after the beginning of the bus cycle with the appropriate setup
time. However, the bus cycle may be lengthened by delaying
STERM (inserting wait states in one-clock
increments) until the device being accessed is able to terminate the cycle. After the assertion of
STERM,
these cycles may be aborted upon the assertion of
BERR, or they may be retried with the simultaneous
assertion of
BERR and HALT.
BURST READ CYCLES
The MC68EC030 provides support for burst filling of its on-chip instruction and data caches, adding to
the overall system performance. The on-chip caches are organized with a line size of four long words;
there is only one tag for the four long words in a line. Since locality of reference is present to some
degree in most programs, filling of all four entries when a single entry misses can be advantageous,
especially if the time spent filling the additional entries is minimal. When the caches are burst filled, data
can be latched by the controller in as little as one clock for each 32 bits. Burst read cycles can be
performed only when the MC68EC030 requests them (with the assertion of
CBREQ) and only when the
first cycle is a synchronous cycle as previously described. If the cache burst acknowledge (
CBACK) input
is valid at the appropriate time in the synchronous bus cycle, the controller keeps the original
AS, DS,
R/
W, address, function code, and size outputs asserted and latches 32 bits from the data bus at the end
of each subsequent clock cycle that has
STERM asserted. This procedure continues until the burst is
complete (the entire block has been transferred),
BERR is asserted in lieu of or after STERM, the cache
inhibit in (
CIIN) input is asserted, or the CBACK input is negated. The cache preloading allowed by the
bursting enables the MC68EC030 to take advantage of cost-effective DRAM technology with minimal
performance impact.
EXCEPTIONS
The types of exceptions and the exception processing sequence are discussed in the following
paragraphs.
TYPES OF EXCEPTIONS
Exceptions can be generated by either internal or external causes. The externally generated exceptions
are interrupts,
BERR, and RESET. Interrupts are requests from peripheral devices for controller action;
whereas,
BERR and RESET are used for access control and controller restart. The internally generated
exceptions come from instructions, address errors, tracing, or breakpoints. The TRAP, TRAPcc,
TRAPVcc, cpTRAPcc, CKH, CKH2, and DIV instructions can all generate exceptions as part of instruction
execution. Tracing behaves like a very high-priority, internally generated interrupt whenever it is
processed. The other internally generated exceptions are caused by illegal instructions, instruction
fetches from odd addresses, and privilege violations.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT70V9279L9PRF8 | IC SRAM 512KBIT 9NS 128TQFP |
| IDT70V9269S9PRF | IC SRAM 256KBIT 9NS 128TQFP |
| IDT70V9089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| IDT709089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| 006207341914000+ | CONN FPC R ANGLE 1.25 MM 14POS |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE25CB1 | 功能描述:IC MPU 32BIT ENH 25MHZ 132-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應商設備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC030FE40B | 制造商:Motorola Inc 功能描述: |
| MC68EC030FE40C | 功能描述:微處理器 - MPU 32B ON-CHIP CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
發(fā)布緊急采購，3分鐘左右您將得到回復。