- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4012 > MC68EC030FE25C (Freescale Semiconductor)IC MPU 32 BIT ENHANCED 132-CQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68EC030FE25C |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 20/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32 BIT ENHANCED 132-CQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BCQFP |
| 供應(yīng)商設(shè)備封裝： | 132-CQFP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MOTOROLA
MC68EC030 TECHNICAL DATA
2 7
NOTES:
1. This number can be reduced to 5 ns if strobes have equal loads.
2. If the asynchronous setup time (#47A) requirements are satisfied, the
DSACKx low to data setup time
(#31) and
DSACKx low to BERR low setup time (#48) can be ignored. The data must only satisfy the
data-in clock low setup time (#27) for the following clock cycle and
BERR must only satisfy the late
BERR low to clock low setup time (#27A) for the following clock cycle.
3. This parameter specifies the maximum allowable skew between
DSACK0 to DSACK1 asserted or
DSACK1 to DSACK0 asserted; specification #47A must be met by DSACK0 or DSACK1.
4. This specification applies to the first (
DSACK0 or DSACK1) DSACKx signal asserted. In the absence of
DSACKx, BERR is an asynchronous input using the asynchronous input setup time (#47A).
5.
DBEN may stay asserted on consecutive write cycles.
6. The minimum values must be met to guarantee proper operation. If this maximum value is exceeded,
BG may be reasserted.
7. This specification indicates the minimum high time for
ECS and OCS in the event of an internal cache hit
followed immediately by another cache hit, a cache miss, or an operand cycle.
8. This specification guarantees operation with the MC68881/MC68882, which specifies a minimum time
for
DS negated to AS asserted (specification #13A in the MC68881/MC68882 User's Manual).
Without this specification, incorrect interpretation of specifications #9A and #15 would indicate that
the MC68EC030 does not meet the MC68881/MC68882 requirements.
9. This specification allows a system designer to guarantee data hold times on the output side of data
buffers that have output enable signals generated with
DBEN. The timing on DBEN precludes its use
for synchronous READ cycles with no wait states.
10. These specifications allow system designers to guarantee that an alternate bus master has stopped
driving the bus when the MC68EC030 regains control of the bus after an arbitration sequence.
11.
DS will not be asserted for synchronous write cycles with no wait states.
12. These hold times are specified with respect to strobes (asynchronous) and with respect to the clock
(synchronous). The designer is free to use either time.
13. Synchronous inputs must meet specifications #60 and #61 with stable logic levels for
all rising edges of
the clock while
AS is asserted. These values are specified relative to the high level of the rising clock
edge. The values originally published were specified relative to the low level of the rising clock edge.
14. This specification allows system designers to qualify the
CS signal of an MC68881/MC68882 with AS
(allowing 7 ns for a gate delay) and still meet the
CS to DS setup time requirement (spec 8B of the
MC68881/MC68882 User's Manual).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V9279L9PRF8 | IC SRAM 512KBIT 9NS 128TQFP |
| IDT70V9269S9PRF | IC SRAM 256KBIT 9NS 128TQFP |
| IDT70V9089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| IDT709089S12PF | IC SRAM 512KBIT 12NS 100TQFP |
| 006207341914000+ | CONN FPC R ANGLE 1.25 MM 14POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC030FE25CB1 | 功能描述:IC MPU 32BIT ENH 25MHZ 132-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC030FE40B | 制造商:Motorola Inc 功能描述: |
| MC68EC030FE40C | 功能描述:微處理器 - MPU 32B ON-CHIP CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC030FE40C | 制造商:Freescale Semiconductor 功能描述:Microprocessor |
| MC68EC030RP25B | 制造商:Motorola Inc 功能描述:68EC030RP25B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。