參數(shù)資料
型號: MC68332VFC20
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 32-Bit Modular Microcontroller
中文描述: 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
封裝: PLASTIC, QFP-132
文件頁數(shù): 29/88頁
文件大?。?/td> 446K
代理商: MC68332VFC20
MC68332
MC68332TS/D
MOTOROLA
29
ADDR0 also affects the operation of the data multiplexer. During an operand transfer, ADDR[23:1] in-
dicate the word base address of the portion of the operand to be accessed, and ADDR0 indicates the
byte offset from the base.
3.4.11 Misaligned Operands
CPU32 processor architecture uses a basic operand size of 16 bits. An operand is misaligned when it
overlaps a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even ad-
dress), the address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address
is on a byte boundary only. A byte operand is aligned at any address; a word or long-word operand is
misaligned at an odd address. The CPU32 does not support misaligned operand transfers.
The largest amount of data that can be transferred by a single bus cycle is an aligned word. If the MCU
transfers a long-word operand via a 16-bit port, the most significant operand word is transferred on the
first bus cycle and the least significant operand word on a following bus cycle.
3.4.12 Operand Transfer Cases
The following table summarizes how operands are aligned for various types of transfers. OPn entries
are portions of a requested operand that are read or written during a bus cycle and are defined by SIZ1,
SIZ0, and ADDR0 for that bus cycle.
NOTES:
1. Operands in parentheses are ignored by the CPU32 during read cycles.
2. Three-byte transfer cases occur only as a result of a long word to byte transfer.
3. The CPU32 does not support misaligned word or long-word transfers.
3.5 Chip Selects
Typical microcontrollers require additional hardware to provide external chip-select signals. Twelve in-
dependently programmable chip selects provide fast two-cycle access to external memory or peripher-
als. Address block sizes of 2 Kbytes to 1 Mbyte can be selected.
Table 11 Operand Alignment
Transfer Case
SIZ1
SIZ0
ADDR0
DSACK1
DSACK0
DATA
[15:8]
OP0
OP0
(OP0)
OP0
OP0
DATA
[7:0]
(OP0)
(OP0)
OP0
(OP1)
(OP0)
Byte to 8-Bit Port (Even/Odd)
Byte to 16-Bit Port (Even)
Byte to 16-Bit Port (Odd)
Word to 8-Bit Port (Aligned)
Word to 8-Bit Port (Misaligned)
3
Word to 16-Bit Port (Aligned)
Word to 16-Bit Port (Misaligned)
3
3 Byte to 8-Bit Port (Aligned)
2
3 Byte to 8-Bit Port (Misaligned)
2, 3
3 Byte to 16-Bit Port (Aligned)
2
3 Byte to 16-Bit Port (Misaligned)
2, 3
Long Word to 8-Bit Port (Aligned)
Long Word to 8-Bit Port (Misaligned)
3
Long Word to 16-Bit Port (Aligned)
Long Word to 16-Bit Port (Misaligned)
3
0
0
0
1
1
1
1
1
0
0
X
0
1
0
1
1
0
0
1
1
0
X
X
0
0
1
1
0
0
0
1
0
0
X
X
OP0
(OP0)
OP1
OP0
1
1
0
1
0
OP0
(OP1)
1
1
1
1
0
OP0
(OP0)
1
1
0
0
X
OP0
OP1
1
1
1
0
X
(OP0)
OP0
0
1
0
0
0
1
1
1
0
0
OP0
OP0
(OP1)
(OP0)
0
1
0
0
0
1
0
0
X
X
OP0
(OP0)
OP1
OP0
相關(guān)PDF資料
PDF描述
MC68340V 32-Bit Microprocessor(32位微處理器)
MC68341FT16 Integrated Processor Users Manual
MC68341FT16V Integrated Processor Users Manual
MC68341FT25 Integrated Processor Users Manual
MC68341UMAD Integrated Processor Users Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68332VFV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFV20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68334 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement
MC68334GCEH16 功能描述:IC MCU 16MHZ 2K RAM 132-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:M683xx 標準包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲器容量:8KB(8K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
MC68334GCEH16 制造商:Freescale Semiconductor 功能描述:Microcontroller