- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369899 > MC145156P2 (MOTOROLA INC) Parallel-Input PLL Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | MC145156P2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | XO, clock |
| 英文描述： | Parallel-Input PLL Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 22 MHz, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 16/36頁 |
| 文件大?。?/td> | 718K |
| 代理商： | MC145156P2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MC145151–2 through MC145158–2
16
MOTOROLA
TYPICAL APPLICATIONS
Figure 1. AM/FM Radio Broadcast Synthesizer
SW2
SW1
φ
V
φ
R
PDout
MC
fin
ENB
DATA
CLK
REFout
VSS
VDD
LD
RA0
RA1
RA2
OSCin
OSCout
NOTES 1
AND 2
OPTIONAL
LOOP
ERROR SIGNAL
MC12019
÷
20/21 DUAL MODULUS PRESCALER
VCO
AM B +
+ 12 V
FM B +
+ 12 V
LOCK DETECT SIGNAL
TO DISPLAY DRIVER (e.g., MC14489)
CMOS MPU/MCU
KEY–
BOARD
+ V
3.2 MHz
MC145156–2
1/2 MC1458
NOTE 3
+
–
NOTES:
1. For AM: channel spacing = 5 kHz,
÷
R =
÷
640 (code 100).
2. For FM: channel spacing = 25 kHz,
÷
R =
÷
128 (code 010).
3. The
φ
R and
φ
V outputs are fed to an external combiner/loop filter. See the Phase–Locked Loop — Low–Pass Filter Design page
for additional information. The
φ
R and
φ
V outputs swing rail–to–rail. Therefore, the user should be careful not to exceed the
common mode input range of the op amp used in the combiner/loop filter.
Figure 2. Avionics Navigation or Communication Synthesizer
NAV = 01
COM = 10
CHANNEL
SELECTION
VCO
LOCK DETECT SIGNAL
TO DISPLAY DRIVER
(e.g., MC14489)
CMOS MPU/MCU
+ V
3.2 MHz (NOTE 3)
MC145156–2
MC33171
NOTE 5
SW2
PDout
SW1
φ
V
φ
R
MC
fin
ENB
DATA
CLK
REFout
VSS
VDD
LD
RA0
RA1
RA2
OSCin
OSCout
MC12016 (NOTES 2 AND 4)
÷
40/41 DUAL MODULUS PRESCALER
+
–
VCO RANGE
NAV: 97.300 – 107.250 MHz
COM–T: 118.000 – 135.975 MHz
COM–R: 139.400 – 157.375 MHz
R/T
NOTES:
1. For NAV: fR = 50 kHz,
÷
R = 64 using 10.7 MHz lowside injection, Ntotal = 1946 – 2145.
For COM–T: fR = 25 kHz,
÷
R = 128, Ntotal = 4720 – 5439.
For COM–R: fR = 25 kHz,
÷
R = 128, using 21.4 MHz highside injection, Ntotal = 5576 – 6295.
2. A
÷
32/33 dual modulus approach is provided by substituting an MC12015 for the MC12016. The devices are pin equivalent.
3. A 6.4 MHz oscillator crystal can be used by selecting
÷
R = 128 (code 010) for NAV and
÷
R = 256 (code 011) for COM.
4. MC12013 + MC10131 combination may also be used to form the
÷
40/41 prescaler.
5. The
φ
R and
φ
V outputs are fed to an external combiner/loop filter. See the Phase–Locked Loop — Low–Pass Filter Design
page for additional information. The
φ
R and
φ
V outputs swing rail–to–rail. Therefore, the user should be careful not to exceed
the common mode input range of the op amp used in the combiner/loop filter.
MC145156–2 Data Sheet Continued on Page 23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145151FN2 | Parallel-Input PLL Frequency Synthesizer |
| MC145152DW2 | Parallel-Input PLL Frequency Synthesizer |
| MC145155P2 | CONNECTOR ACCESSORY |
| MC145157P2 | Parallel-Input PLL Frequency Synthesizer |
| MC145157DW2 | Parallel-Input PLL Frequency Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145158-2 | 制造商:Motorola Inc 功能描述: |
| MC145158DW2 | 功能描述:IC SER-IN PLL FREQ SYNTH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設(shè)備封裝:* 包裝:* |
| MC145158DW2R2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| MC145159FN1R2 | 制造商:Motorola Inc 功能描述: |
| MC145159P1 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。