- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369899 > MC145151FN2 (MOTOROLA INC) Parallel-Input PLL Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | MC145151FN2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | XO, clock |
| 英文描述： | Parallel-Input PLL Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 6 MHz, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 28/36頁 |
| 文件大?。?/td> | 718K |
| 代理商： | MC145151FN2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MC145151–2 through MC145158–2
28
MOTOROLA
DESIGN CONSIDERATIONS
PHASE–LOCKED LOOP — LOW–PASS FILTER DESIGN
C)
_
+A
C
R2
C
VCO
C
VCO
R2
B)
A)
C
VCO
PDout
φ
R —
φ
V —
PDout —
φ
R
φ
V
R1
R1
R1
R1
R2
NOTE: Sometimes R1 is split into two series resistors, each R1
÷
2. A capacitor CC is then placed from the midpoint to ground to further
filter
φ
V and
φ
R. The value of CC should be such that the corner frequency of this network does not significantly affect
ω
n.
The
φ
R and
φ
V outputs swing rail–to–rail. Therefore, the user should be careful not to exceed the common mode input range of the
op amp used in the combiner/loop filter.
DEFINITIONS:
N = Total Division Ratio in feedback loop
K
φ
(Phase Detector Gain) = VDD/
4
π
for PDout
K
φ
(Phase Detector Gain) = VDD/2
π
for
φ
V and
φ
R
2
π
fVCO
VVCO
for a typical design wn (Natural Frequency)
≈
2
π
fr
Damping Factor:
ζ
1
KVCO (VCO Gain) =
10
(at phase detector input).
RECOMMENDED READING:
Gardner, Floyd M.,
Phaselock Techniques (second edition).
New York, Wiley–Interscience, 1979.
Manassewitsch, Vadim,
Frequency Synthesizers: Theory and Design (second edition).
New York, Wiley–Interscience, 1980.
Blanchard, Alain,
Phase–Locked Loops: Application to Coherent Receiver Design.
New York, Wiley–Interscience, 1976.
Egan, William F.,
Frequency Synthesis by Phase Lock.
New York, Wiley–Interscience, 1981.
Rohde, Ulrich L.,
Digital PLL Frequency Synthesizers Theory and Design.
Englewood Cliffs, NJ, Prentice–Hall, 1983.
Berlin, Howard M.,
Design of Phase–Locked Loop Circuits, with Experiments.
Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold,
The PLL Synthesizer Cookbook.
Blue Ridge Summit, PA, Tab Books, 1980.
AN535, Phase–Locked Loop Design Fundamentals, Motorola Semiconductor Products, Inc., 1970.
AR254, Phase–Locked Loop Design Articles, Motorola Semiconductor Products, Inc., Reprinted with permission from
Electronic Design,
1987.
φ
R —
φ
V —
F(s) =
ASSUMING GAIN A IS VERY LARGE, THEN:
F(s) =
ζ
=
ω
n =
NR1C
R1sC + 1
ω
n =
ζ
=
ω
nR2C
2
R2sC + 1
R1sC
1
N
ω
n
2K
φ
KVCO
F(s) =
ζ
=
ω
n =
(R1+ R2)sC + 1
R2sC + 1
NC(R1 + R2)
R2C +
N
K
φ
KVCO
K
φ
KVCO
NCR1
0.5
ω
n
K
φ
KVCO
K
φ
KVCO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145152DW2 | Parallel-Input PLL Frequency Synthesizer |
| MC145155P2 | CONNECTOR ACCESSORY |
| MC145157P2 | Parallel-Input PLL Frequency Synthesizer |
| MC145157DW2 | Parallel-Input PLL Frequency Synthesizer |
| MC145167DW | Dual PLLs for 46/49 MHz Cordless Telephones |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145151P2 | 制造商:Motorola Inc 功能描述:Frequency Synthesizer, 28 Pin, Plastic, DIP |
| MC145152DW2 | 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MC145152DW2R2 | 功能描述:IC PAR-IN PLL FREQ SYNTH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MC145155P | 制造商:Motorola Inc 功能描述: |
| MC145158-2 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。