參數(shù)資料
型號： MC100LVEP111
廠商： ON SEMICONDUCTOR
英文描述： 2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver(2.5V / 3.3V 1:10 差分 ECL/PECL/HSTL時鐘驅(qū)動器)
中文描述： 為2.5V / 3.3V的1:10差動ECL / PECL的/ HSTL時鐘驅(qū)動電壓（2.5V / 3.3V的1:10差分ECL / PECL的/ HSTL時鐘驅(qū)動器）
文件頁數(shù)： 1/10頁
文件大小： 154K
代理商： MC100LVEP111
Semiconductor Components Industries, LLC, 2006
November, 2006
Rev. 13
1
Publication Order Number:
MC100LVEP111/D
MC100LVEP111
2.5V / 3.3V1:10 Differential
ECL/PECL/HSTL Clock Driver
Description
The MC100LVEP111 is a low skew 1
to
10 differential driver,
designed with clock distribution in mind, accepting two clock sources into
an input multiplexer. The PECL input signals can be either differential or
single
ended (if the V
BB
output is used). HSTL inputs can be used when
the LVEP111 is operating under PECL conditions.
The LVEP111 specifically guarantees low output
to
output skew.
Optimal design, layout, and processing minimize skew within a device and
from device to device.
To ensure tightest skew, both sides of differential outputs identically
terminate into 50 even if only one output is being used. If an output
pair is unused, both outputs may be left open (unterminated) without
affecting skew.
The MC100LVEP111, as with most other ECL devices, can be
operated from a positive V
CC
supply in PECL mode. This allows the
LVEP111 to be used for high performance clock distribution in +3.3 V or
+2.5 V systems. Single
ended CLK input operation is limited to a V
CC
≥
3.0 V in PECL mode, or V
EE
3.0 V in NECL mode. Designers can
take advantage of the LVEP111’s performance to distribute low skew
clocks across the backplane or the board. In a PECL environment, series
or Thevenin line terminations are typically used as they require no
additional power supplies. For more information on using PECL,
designers should refer to Application Note AN1406/D.
Features
85 ps Typical Device
to
Device Skew
20 ps Typical Output
to
Output Skew
Jitter Less than 1 ps RMS
Maximum Frequency
>
3 Ghz Typical
V
BB
Output
430 ps Typical Propagation Delay
The 100 Series Contains Temperature Compensation
PECL and HSTL Mode Operating Range: V
CC
= 2.375 V to 3.8 V
with V
EE
= 0 V
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
=
2.375 V to
3.8 V
Open Input Default State
LVDS Input Compatible
Fully Compatible with MC100EP111
Pb
Free Packages are Available
32
1
LQFP
32
FA SUFFIX
CASE 873A
MARKING
DIAGRAM*
MC100
LVEP111
AWLYYWWG
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
A
WL, L
YY, Y
WW, W = Work Week
G
= Pb
Free Package
= Assembly Location
= Wafer Lot
= Year
QFN32
MN SUFFIX
CASE 488AM
32
1
MC100
LVEP111
ALYWG
1
相關PDF資料
PDF描述
MC100LVEP11 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer(2.5V / 3.3V ECL 1:2 差分扇出緩沖器)
MC100LVEP14 2.5V / 3.3V1:5 Differential ECL/PECL/HSTL Clock Driver(2.5V / 3.3V 1:5差分ECL/PECL/HSTL時鐘驅(qū)動器)
MC100LVEP210FARG 2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
MC100LVEP210FAG 2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
MC100LVEP34DG 2.5V / 3.3V ECL ±2, ±4, ±8 Clock Generation Chip
相關代理商/技術參數(shù)
參數(shù)描述
MC100LVEP111FA 功能描述:時鐘驅(qū)動器及分配 2.5V/3.3V 1:10 Diff RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEP111FAG 功能描述:時鐘驅(qū)動器及分配 2.5V/3.3V 1:10 Diff ECL/PECL/HST Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEP111FAG 制造商:ON Semiconductor 功能描述:CLOCK GENERATOR / DISTRIBUTOR LOGIC IC
MC100LVEP111FAR2 功能描述:時鐘驅(qū)動器及分配 2.5V/3.3V 1:10 Diff RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEP111FAR2G 制造商:ON Semiconductor 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*