- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25620 > MC100ES6014DT (MOTOROLA INC) 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 PDF資料下載
參數(shù)資料
| 型號： | MC100ES6014DT |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | TSSOP-20 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 110K |
| 代理商： | MC100ES6014DT |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order number: MC100ES6014
Rev 2, 5/2004
Motorola, Inc. 2004
2.5V / 3.3V 1:5 Differential
ECL/PECL/HSTL/LVDS Clock Driver
The MC100ES6014 is a low skew 1-to-5 differential driver, designed with
clock distribution in mind, accepting two clock sources into an input
multiplexer. The ECL/PECL input signals can be either differential or single-
ended (if the VBB output is used). HSTL and LVDS inputs can be used when
the ES6014 is operating under PECL conditions.
The ES6014 specifically guarantees low output-to-output skew. Optimal
design, layout, and processing minimize skew within a device and from device
to device.
To ensure that the tight skew specification is realized, both sides of any
differential output need to be terminated identically into 50
even if only one
output is being used. If an output pair is unused, both outputs may be left open
(unterminated) without affecting skew.
The common enable (EN) is synchronous, outputs are enabled/disabled in
the LOW state. This avoids a runt clock pulse when the device is enabled/
disabled as can happen with an asynchronous control. The internal flip flop is
clocked on the falling edge of the input clock; therefore, all associated
specification limits are referenced to the negative edge of the clock input.
The MC100ES6014, as with most other ECL devices, can be operated from
a positive VCC supply in PECL mode. This allows the ES6014 to be used for
high performance clock distribution in +3.3 V or +2.5 V systems. Single
ended CLK input pin operation is limited to a VCC ≥ 3.0 V in PECL mode, or
VEE ≤ –3.0 V in ECL mode. Designers can take advantage of the ES6014's
performance to distribute low skew clocks across the backplane or the board.
Features
25 ps Within Device Skew
400 ps Typical Propagation Delay
Maximum Frequency > 2 GHz Typical
The 100 Series Contains Temperature Compensation
PECL and HSTL Mode: VCC = 2.375 V to 3.8 V with VEE = 0 V
ECL Mode: VCC = 0 V with VEE = –2.375 V to –3.8 V
LVDS and HSTL Input Compatible
Open Input Default State
MC100ES6014
SCALE 2:1
DT SUFFIX
20 LEAD TSSOP PACKAGE
CASE 948E
ORDERING INFORMATION
Device
Package
MC100ES6014DT
TSSOP-20
MC100ES6014DTR2
TSSOP-20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100ES6535EJR2 | 100E SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| MC100ES7014DT | 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| MC100ES8223TC | 100E SERIES, LOW SKEW CLOCK DRIVER, 22 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| MC100H643FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| MC100H644FNR2 | 100H SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 2 INVERTED OUTPUT(S), PQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100ES6014DTR2 | 功能描述:時鐘緩沖器 FSL 1-5 Differential LVPECL Fanout Buffe RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MC100ES6014EJ | 功能描述:時鐘驅(qū)動器及分配 FSL 1-5 Differential LVPECL Fanout Buffe RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100ES6014EJR2 | 功能描述:時鐘驅(qū)動器及分配 FSL 1-5 Differential LVPECL Fanout Buffe RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100ES6017DW | 制造商:Integrated Device Technology Inc 功能描述:LINE RCVR 4RX 20SOIC - Rail/Tube |
| MC100ES6017DWR2 | 制造商:Integrated Device Technology Inc 功能描述:LINE RCVR 4RX 20SOIC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。