參數資料
型號: MC100E310FN
廠商: MOTOROLA INC
元件分類: 時鐘及定時
英文描述: LOW VOLTAGE 2:8 DIFFERENTIAL FANOUT BUFFER
中文描述: 100E SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28
封裝: PLASTIC, LCC-28
文件頁數: 1/6頁
文件大?。?/td> 107K
代理商: MC100E310FN
SEMICONDUCTOR TECHNICAL DATA
4–1
REV 0.1
Motorola, Inc. 1996
7/95
$" !"
#"#!
"
The MC100LVE310 is a low voltage, low skew 2:8 differential ECL
fanout buffer designed with clock distribution in mind. The device features
fully differential clock paths to minimize both device and system skew.
The LVE310 offers two selectable clock inputs to allow for redundant or
test clocks to be incorporated into the system clock trees. The
MC100E310 is pin compatible to the National 100310 device. The
MC100LVE310 works from a –3.3V supply while the MC100E310
provides identical function and performance from a standard –4.5V 100E
voltage supply.
Dual Differential Fanout Buffers
200ps Part–to–Part Skew
50ps Output–to–Output Skew
Low Voltage ECL/PECL Compatible
28–lead PLCC Packaging
For applications which require a single–ended input, the VBB reference
voltage is supplied. For single–ended input applications the VBB
reference should be connected to the CLK input and bypassed to ground
via a 0.01
μ
f capacitor. The input signal is then driven into the CLK input.
To ensure that the tight skew specification is met it is necessary that
both sides of the differential output are terminated into 50
, even if only
one side is being used. In most applications all nine differential pairs will
be used and therefore terminated. In the case where fewer than nine
pairs are used it is necessary to terminate at least the output pairs
adjacent to the output pair being used in order to maintain minimum skew.
Failure to follow this guideline will result in small degradations of
propagation delay (on the order of 10–20ps) of the outputs being used,
while not catastrophic to most designs this will result in an increase in
skew. Note that the package corners isolate outputs from one another
such that the guideline expressed above holds only for outputs on the
same side of the package.
The MC100LVE310, as with most ECL devices, can be operated from a positive VCC supply in PECL mode. This allows the
LVE310 to be used for high performance clock distribution in +3.3V systems. Designers can take advantage of the LVE310’s
performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line
terminations are typically used as they require no additional power supplies, if parallel termination is desired a terminating voltage
of VCC–2.0V will need to be provided. For more information on using PECL, designers should refer to Motorola Application Note
AN1406/D.
LOW VOLTAGE
2:8 DIFFERENTIAL
FANOUT BUFFER
FN SUFFIX
PLASTIC PACKAGE
CASE 776–02
相關PDF資料
PDF描述
MC100LVE310FN LOW VOLTAGE 2:8 DIFFERENTIAL FANOUT BUFFER
MC100E336FN 3-BIT REGISTERED BUS TRANSCEIVER
MC10E336 3-BIT REGISTERED BUS TRANSCEIVER
MC10E336FN 3-BIT REGISTERED BUS TRANSCEIVER
MC100E337FN 3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER
相關代理商/技術參數
參數描述
MC100E310FNG 功能描述:時鐘驅動器及分配 5V 2:8 ECL Diff Fanout Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100E310FNR2 功能描述:時鐘驅動器及分配 5V 2:8 ECL Diff RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100E310FNR2G 功能描述:時鐘驅動器及分配 5V 2:8 ECL Diff Fanout Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100E336 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3-BIT REGISTERED BUS TRANSCEIVER
MC100E336FN 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: