- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69022 > MB91F465KAPMT-GSE2 (FUJITSU LTD) 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91F465KAPMT-GSE2 |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP120 |
| 封裝： | 16 X 16 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-120 |
| 文件頁(yè)數(shù)： | 82/92頁(yè) |
| 文件大?。?/td> | 2797K |
| 代理商： | MB91F465KAPMT-GSE2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
MB91460K Series
DS07-16606-2E
83
6.4.
I2C AC Timings at VDD5 = 3.0 to 5.5 V
Conditions during AC measurements
All AC tests were measured under the following conditions:
-IOdrive
= 3 mA
-VDD5
= 3.0 V to 5.5 V, Iload = 3 mA
-VSS5
= 0 V
-TA
= 40 °C to + 105 °C
-Cl
= 50 pF
-VOL
= 0.3 × VDD5
-VOH
= 0.7 × VDD5
-EPILR
= 0, PILR = 0 (CMOS Hysteresis VIL/VIH = 0.3 × VDD5/0.7 × VDD5)
Fast mode:
(VDD5
= 3.5 V to 5.5 V, VSS5 = AVSS5 = 0 V, TA = 40 °C to + 105 °C)
*1 The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles
of peripheral clock, depending on the phase relationship between I2C signals (SDA, SCL) and peripheral clock.
Note: tCLKP is the cycle time of the peripheral clock.
Parameter
Symbol
Pin name
Value
Unit
Remark
Min
Max
SCL clock frequency
fSCL
SCLn
0
400
kHz
Hold time (repeated) START
condition. After this period, the first
clock pulse is generated
tHD;STA
SCLn, SDAn
0.6
μs
LOW period of the SCL clock
tLOW
SCLn
1.3
μs
HIGH period of the SCL clock
tHIGH
SCLn
0.6
μs
Setup time for a repeated START
condition
tSU;STA
SCLn, SDAn
0.6
μs
Data hold time for I2C-bus devices
tHD;DAT
SCLn, SDAn
0
0.9
μs
Data setup time
tSU;DAT
SCLn SDAn
100
ns
Rise time of both SDA and SCL
signals
tr
SCLn, SDAn
20 + 0.1Cb
300
ns
Fall time of both SDA and SCL
signals
tf
SCLn, SDAn
20 + 0.1Cb
300
ns
Setup time for STOP condition
tSU;STO
SCLn, SDAn
0.6
μs
Bus free time between a STOP
and START condition
tBUF
SCLn, SDAn
1.3
μs
Capacitive load for each bus line
Cb
SCLn, SDAn
400
pF
Pulse width of spike suppressed
by input filter
tSP
SCLn, SDAn
0
(1..1.5)
×
tCLKP
ns
*1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91F467DBPFVS-GSE2 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP208 |
| MB91F467DBPVS-GSE2 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP208 |
| MB91F467DAPFVS-GSE2 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP208 |
| MB91F467DBPFVS-GSE2 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP208 |
| MB91F467MAPMC-GSE2 | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP216 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F465KBPMT-GSE2 | 制造商:FUJITSU 功能描述: |
| MB91F465PAPMC-GSE2 | 制造商:FUJITSU 功能描述: |
| MB91F465X | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:The Ultimate Automotive Network |
| MB91F465XAPMC-ESE2 | 制造商:FUJITSU 功能描述: |
| MB91F465XAPMC-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。