- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377933 > MB91F368GA (Fujitsu Limited) 32-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | MB91F368GA |
| 廠商： | Fujitsu Limited |
| 元件分類： | 微控制器 |
| 英文描述： | 32-BIT MICROCONTROLLER |
| 中文描述： | 32位微控制器 |
| 文件頁數(shù)： | 12/62頁 |
| 文件大?。?/td> | 713K |
| 代理商： | MB91F368GA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
FME / EMDC / Br+JR - mb91f367g_f368g_ds.fm 12
10-Apr-01
Free running Timer
(2 channels for ICU and
OCU modules)
16-bit free running timer, signals an inter-
rupt when overflow or match with
compare register_0
includes prescaler (f
RES
/2
2
, f
RES
/2
4
, f
RES
/
2
5
, f
RES
/2
6
)
timer data register has R/W access
Clock disable
monitors an external voltage
and generates an interrupt in case of a
voltage lower or higher than the defined
thresholds
status is readable, interrupts can be
masked separately
Clock disable
monitors Vdd and generates a reset if
Vdd is less than a defined threshold volt-
age
Serial IO
transfer can be started from MSB or LSB
supports internal clock synchronized
transfer and external clock synchronized
transfer
Alarm Comparator
(OV/UV detection)
uses external 4:1 voltage divider
Power down reset
disabled in RTC and STOP modes
Serial IO
SIO
Synchronous Serial
Interface
(2 channels)
+
SIO-Prescaler
(2 channels)
prescaler for shift clock allows:
f
RES
/3, f
RES
/4, f
RES
/5, f
RES
/6, f
RES
/7,
f
RES
/8
Clock disable
serial I/O port for performing asynchro-
nous (start-stop synchronization) com-
munication
supports positive and negative clock
edge synchronization
UART
(1 channel)
U-Timer
(1 per UART)
full duplex, double buffering
supports multi-processor mode
variable data length (7/8 bit)
1 or 2 stop bits
error detection function (parity, framing,
overrun)
interrupt function
NRZ type transfer format
baud rate generated by U-Timer
16-bit timer to generate the required
UART clock:
f
RES
/2
5
,…,~f
RES
/2
21
(asynchr. mode)
Clock disable
polarity of the port signals for
receive and transmit is programma-
ble
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91F367GA | 32-BIT MICROCONTROLLER |
| MB95F106AJW | 8-bit Proprietary Microcontrollers(8位微控制器) |
| MB95FV100D-103 | 8-bit Proprietary Microcontrollers(8位微控制器) |
| MB95F106AJS | 8-bit Proprietary Microcontrollers(8位微控制器) |
| MB95F106AMS | 8-bit Proprietary Microcontrollers(8位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F368GB | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
| MB91F368GBPMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB91F368GBPMT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
| MB91F369GA | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
| MB91F369GAPQS1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。