- 您現在的位置：買賣IC網 > PDF目錄69021 > MB91110PMT2 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數資料
| 型號： | MB91110PMT2 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | PLASTIC, LQFP-144 |
| 文件頁數： | 35/98頁 |
| 文件大?。?/td> | 1049K |
| 代理商： | MB91110PMT2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
MB91110 Series
40
7.
Bus Interface Outline
The bus interface controls the interface with external memory and external I/O.
Bus Interface Characteristics
24-bit (16 MB) address output
6 individual banks using chip selection function
Random positional setting is possible on the logical address space at minimum 64-KB units.
Total 16 MB
× 6 areas can be set using the address pin and chip selection pin.
16/8-bit bus width can be set per chip selection area.
Insertion of programmable “automatic memory wait” (maximum of 7 cycles)
Supports DRAM interface
3 types of DRAM interface
Double CAS DRAM (Normal DRAM I/F)
Single CAS DRAM
Hyper DRAM
2-bank individual control (control signal i.e. RAS and CAS)
DRAM can be selected from 2CAS/1WE or 1CAS/2WE.
Supports high-speed page mode
Supports CBR / self refresh
Programmable corrugation
Unused addresses / data pins can be used as I/O ports.
Supports “l(fā)ittle endian” mode
Using clock doubler : Internal 50 MHz, external bus 25 MHz operation
Chip Selection Area
A total of six types of chip selection areas are prepared for the bus interface. The position of each area can be
randomly arranged per 64 KB at least using area selection registers (ASR1 to 5) and area mask registers (AMR1
to 5) in an area of 4 GB. In the event that access to an external bus is attempted in areas that are specified by
those registers, the supported chip selection signals (CS0 to CS5) become activated to “L”. Such pins other
than CS0 are deactivated to “H” when reset.
Note : The area 0 is allocated to space outside the area specified by ASR1 to ASR5. External areas other than
0001 0000H to 0005 FFFFH are deemed area 0 on resetting.
相關PDF資料 |
PDF描述 |
|---|---|
| MB91121PFV | 32-BIT, 50 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91154PFV-G-XXX | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91F155APFV-G | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP144 |
| MB91233LLGA-G-xxx-BNDE1 | 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120 |
| MB91233LPMC1-G-XXXE1 | 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MB911110PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
| MB91121 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
| MB91121PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller CMOS |
| MB91133 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
| MB91133PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit RISC Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。