![](http://datasheet.mmic.net.cn/330000/MB90T678_datasheet_16438155/MB90T678_31.png)
31
MB90670/675 Series
I
I/O MAP
(Continued)
Address
Abbreviated
register name
Register name
Read/
write
Resource
name
Initial value
000000
H
PDR0
Port 0 data register
R/W
Port 0
XXXXXXXX
B
000001
H
PDR1
Port 1 data register
R/W
Port 1
XXXXXXXX
B
000002
H
PDR2
Port 2 data register
R/W
Port 2
XXXXXXXX
B
000003
H
PDR3
Port 3 data register
R/W
Port 3
XXXXXXXX
B
000004
H
PDR4
Port 4 data register
R/W
Port 4
XXXXXXXX
B
000005
H
PDR5
Port 5 data register
R/W
Port 5
1 1 1 1 1 1 1 1
B
000006
H
PDR6
Port 6 data register
R/W
Port 6
XXXXXXXX
B
000007
H
PDR7
Port 7 data register
R
Port 7
XXXXXXXX
B
000008
H
PDR8
Port 8 data register
R/W
Port 8*
5
– XXXXXXX
B
000009
H
PDR9
Port 9 data register
R/W
Port 9*
5
– – – – – – 1 1
B
00000A
H
PDRA
Port A data register
R/W
Port A*
5
XXXXXXXX
B
00000B
H
PDRB
Port B data register
R/W
Port B*
5
– – – – – XXX
B
00000C
H
to
00000E
H
(Vacancy)*
3
00000F
H
EIFR
Wake-up interrupt flag register
R/W
Wake-up
interrupt
– – – – – – – 0
B
000010
H
DDR0
Port 0 data direction register
R/W
Port 0
0 0 0 0 0 0 0 0
B
000011
H
DDR1
Port 1 data direction register
R/W
Port 1
0 0 0 0 0 0 0 0
B
000012
H
DDR2
Port 2 data direction register
R/W
Port 2
0 0 0 0 0 0 0 0
B
000013
H
DDR3
Port 3 data direction register
R/W
Port 3
0 0 0 0 0 0 0 0
B
000014
H
DDR4
Port 4 data direction register
R/W
Port 4
0 0 0 0 0 0 0 0
B
000015
H
ADER
Analog input enable register
R/W
Port 5,
analog input
1 1 1 1 1 1 1 1
B
000016
H
DDR6
Port 6 data direction register
R/W
Port 6
0 0 0 0 0 0 0 0
B
000017
H
DDR7
Port 7 data direction register
R/W
Port 7
0 0 0 0 0 0 0 0
B
000018
H
DDR8
Port 8 data direction register
R/W
Port 8*
5
– 0 0 0 0 0 0 0
B
000019
H
(Vacancy)*
3
00001A
H
DDRA
Port A data direction register
R/W
Port A*
5
0 0 0 0 0 0 0 0
B
00001B
H
DDRB
Port B data direction register
R/W
Port B*
5
– – – – – 0 0 0
B
00001C
H
to
00001E
H
(Vacancy)*
3
00001F
H
EICR
Wake-up interrupt enable register
W
Wake-up
interrupt
0 0 0 0 0 0 0 0
B