![](http://datasheet.mmic.net.cn/330000/MB90F583B_datasheet_16438001/MB90F583B_63.png)
MB90580B Series
63
15. UART
The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.
The UART has the following features:
Full-duplex double buffering
Capable of asynchronous (start-stop) and CLK-synchronous communications
Support for the multiprocessor mode
Dedicated baud rate generator integratedBaud rate
Operation
Baud rate
* : Assuming internal machine clock frequencies of 6, 8, 10, 12, and 16 MHz
Capable of setting an arbitrary baud rate using an external clock
Error detection functions (parity, framing, overrun)
HRz sign transfer signal
(1) Register configuration
Asynchronous
31250/9615/4808/2404/1202 bps
CLK synchronous 2 M/1 M/500 K/250 K/125 K/62.5 Kbps
Serial mode register
Address : 0000020
H
0000024
H
0000028
H
0000082
H
0000088
H
bit
7
6
5
4
3
2
1
0
SMR0
SMR1
SMR2
SMR3
SMR4
MD1 MD0 CS2 CS1 CS0
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
(0)
(0)
(0)
(0)
Re-
served
SCKE SOE
Access
Initial value
(0)
(0)
(0)
(0)
Serial control register
Address : 0000021
H
0000025
H
0000029
H
0000083
H
0000089
H
bit
15
PEN
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
(0)
(0)
(0)
(0)
14
P
13
SBL
12
CL
11
A/D
10
REC RXE TXE
9
8
SCR0
SCR1
SCR2
SCR3
SCR4
Access
Initial value
(0)
(1)
(0)
(0)
Serial input register/serial output register
bit
7
6
5
4
3
2
1
0
(read) (write)
SIDR0
SIDR1
SIDR2
SIDR3
SIDR4
SODR4
Address : 0000022
H
0000026
H
000002A
H
0000084
H
000008A
H
D7
D6
D5
D4
D3
D2
D1
D0
SODR0
SODR1
SODR2
SODR3
Access
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
(X)
(X)
(X)
(X)
Initial value
(X)
(X)
(X)
(X)
Serial status register
Address : 0000023
H
0000027
H
000002B
H
0000085
H
000008B
H
bit
15
PE
14
ORE FRE RDRFTDRE
(R/W) (R/W) (R/W) (R/W) (R/W) (
) (R/W) (R/W)
(0)
(0)
(0)
(0)
13
12
11
10
9
8
SSR0
SSR1
SSR2
SSR3
SSR4
RIE
TIE
Access
Initial value
(1) (
) (0)
(0)