參數(shù)資料
型號(hào): MB90F334APFF
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120
封裝: 14 X 14 MM, 1.70 MM HEIGHT, 0.40 MM PITCH, PLASTIC, LFQFP-120
文件頁(yè)數(shù): 57/120頁(yè)
文件大?。?/td> 1210K
代理商: MB90F334APFF
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MB90330A Series
41
3.
Watchdog timer
The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating
with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is
not cleared for a preset period of time after start.
Interval time of watchdog timer
Notes :
The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
The watchdog timer contains a 2-bit counter that counts the carry-up signal from the time-base timer or
watch timer.
Interval time of watchdog timer is longer than the set time during the following conditions.
- When clearing the timebase timer during operation on oscillation (HCLK)
- When clearing the watch timer during operation on sub clock (SCLK)
Events that stop the watchdog timer
Stop due to a power-on reset
Watchdog reset
Clear factor of watchdog timer
External reset input by RST pin
Writing “0” to the software reset bit
Writing “0” to the watchdog timer control bit (second and subsequent times)
Transition to sleep mode (clearing the watchdog timer to suspend counting)
Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
Transition to stop mode (clearing the watchdog timer to suspend counting)
HCLK : Oscillation clock(6 MHz) SCLK : Sub clock(8 kHz)
Min
Max
Clock cycle
Approx. 2.39 ms
Approx. 3.07 ms
(214
± 211) /HCLK
Approx. 9.56 ms
Approx. 12.29 ms
(216
± 213) /HCLK
Approx. 38.23 ms
Approx. 49.15 ms
(218
± 215) /HCLK
Approx. 305.83 ms
Approx. 393.22 ms
(221
± 218) /HCLK
Approx. 0.448 s
Approx. 0.576 s
(212
± 29) /SCLK
Approx. 3.584 s
Approx. 4.608 s
(215
± 212) /SCLK
Approx. 7.168 s
Approx. 9.216 s
(216
± 213) /SCLK
Approx. 14.336 s
Approx. 18.432 s
(217
± 214) /SCLK
相關(guān)PDF資料
PDF描述
MB90F334APMC 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120
MB90333APMC 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP120
MB90F334APMC1 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120
MB90F395HAPMT 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120
MB90F428GBPFV 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F334APMC1-GE1 制造商:FUJITSU 功能描述:
MB90F334APMC1-G-SPE1 制造商:FUJITSU 功能描述:
MB90F334APMC-G-JNE1 制造商:FUJITSU 功能描述:
MB90F334APMC-G-SNE1 制造商:FUJITSU 功能描述:
MB90F334APMC-G-SPE1 制造商:FUJITSU 功能描述: