MB90F243H
62
Table 26
Multiple Data Transfer Instructions [18 Instructions]
*1: 5 + imm8
× 5, 256 times when imm8 is zero.
*2: 5 + imm8
× 5 + (a), 256 times when imm8 is zero.
*3: Number of transfers
× (b) × 2
*4: Number of transfers
× (c) × 2
*5: The bank register specified by “bnk” is the same as for the MOVS instruction.
Mnemonic
#
~
B
Operation
LH AH
I
S
T
N
Z
V
C
RMW
MOVM
@A, @RLi, #imm8
MOVM
@A, eam, #imm8
MOVM
addr16, @RLi, #imm8
MOVM
addr16, eam, #imm8
MOVMW @A, @RLi, #imm8
MOVMW @A, eam, #imm8
MOVMW addr16, @RLi, #imm8
MOVMW addr16, eam, #imm8
MOVM
@RLi, @A, #imm8
MOVM
eam, @A, #imm8
MOVM
@RLi, addr16, #imm8
MOVM
eam, addr16, #imm8
MOVMW @RLi, @A, #imm8
MOVMW eam, @A, #imm8
MOVMW @RLi, addr16, #imm8
MOVMW eam, addr16, #imm8
MOVM
bnk : addr16, *5
bnk : addr16, #imm8
MOVMW bnk : addr16, *5
bnk : addr16, #imm8
3
3+
5
5+
3
3+
5
5+
3
3+
5
5+
3
3+
5
5+
7
*1
*2
*1
*2
*1
*2
*1
*2
*1
*2
*1
*2
*1
*2
*1
*2
*1
*3
*4
*3
*4
*3
*4
Multiple data trasfer byte ((A))
← ((RLi))
Multiple data trasfer byte ((A))
← (eam)
Multiple data trasfer byte (addr16)
← ((RLi))
Multiple data trasfer byte (addr16)
← (eam)
Multiple data trasfer word ((A))
← ((RLi))
Multiple data trasfer word ((A))
← (eam)
Multiple data trasfer word (addr16)
← ((RLi))
Multiple data trasfer word (addr16)
← (eam)
Multiple data trasfer byte ((RLi))
← ((A))
Multiple data trasfer byte (eam)
← ((A))
Multiple data transfer byte ((RLi))
← (addr16)
Multiple data transfer byte (eam)
← (addr16)
Multiple data trasfer word ((RLi))
← ((A))
Multiple data trasfer word (eam)
← ((A))
Multiple data transfer word ((RLi))
← (addr16)
Multiple data transfer word (eam)
← (addr16)
Multiple data transfer
byte (bnk:addr16)
← (bnk:addr16)
Multiple data transfer
word (bnk:addr16)
← (bnk:addr16)
–