- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377931 > MB90672PFV (FUJITSU LTD) 16-bit Proprietary Microcontroller PDF資料下載
參數(shù)資料
| 型號： | MB90672PFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-bit Proprietary Microcontroller |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 42/124頁 |
| 文件大?。?/td> | 2584K |
| 代理商： | MB90672PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
MB90670/675 Series
42
(3) Output Port
Port 7 is a general-purpose output port having a combined function as an output compare (OCU) output. Note
that only OCU output can be output when the pin is configured as an output, and it is not used for outputting
given data by writing to the data register. Each pin can be switched between an output compare output and a
port bitwise.
Operation as output port (operation of OCU output)
Setting the corresponding bit of the DDR register to “1” configures the pin as an output port. In this case, lower
4-bit of CCR01 and CCR register are output.
When configured as an output, the output buffer is turned on and data retained in the output latch in the PDR
of the output compare is output to the pin.
Writing data to DOT bit of the OCU control register (CCR01, CCR11) corresponding to each pin writes data
in synchronization to a match operation of the output compare and output to the pin.
Reading the PDR register returns the pin level (same as the output latch value of the PDR).
When output of output compare is enabled, an output value from the output compare can be read out.
Operation as input port
Setting corresponding bit of the DDR register to “0” configures the pin as input port.
When the pin is configured as an input port, the output buffer is turned off and the pin is put into a high-
impedance status.
Reading the PDR register returns the pin level (“0” or “1”).
Block diagram
DDR read
OCU control register
OCU control register write
DDR (port direction register)
Direction latch
Standby control (SPL=1)
Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode
P-ch
N-ch
PDR (port data register)
I
Pin
DDR write
PDR read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90673PFV | 16-bit Proprietary Microcontroller |
| MB90V520A | 16-bit Proprietary Microcontroller |
| MB90520A | 16-bit Proprietary Microcontroller |
| MB90520B | 16-bit Proprietary Microcontroller |
| MB90522A | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90673 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90673PF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90673PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90676 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
| MB90676PF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-Bit Proprietary Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。