- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377916 > MB90428GPFV (FUJITSU LTD) 16-Bit Original Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90428GPFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-Bit Original Microcontroller |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 40/99頁(yè) |
| 文件大?。?/td> | 1706K |
| 代理商： | MB90428GPFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
MB90420G/5G (A) Series
40
(5) One-shot mode
In down count operation, the count stops when an underflow event (transition from “0000
H
” to “FFFF
H
”) occurs.
This function can generate an interrupt at each underflow. While the counter is operating, a rectangular wave
form indicating that the count is in progress can be output form the TOT0 and TOT1 pins.
(6) Block diagram
UF
CLK
CLK
3
3
2
EN
CSL1 CSL0
OUTEOUTL RELD INTE
UF
CNTE TRG
WOD2WOD1WOD0
P12/TIN0 *
1
<P07/TIN1>
TMRLR0 *
1
<TMRLR1>
TMR0 *
1
<TMR1>
P11/TOT0 *
1
<P06/TOT1>
Internal data bus
16-bit reload register
Reload signal
Reload
control circuit
16-bit timer register (down counter)
Count clock generator circuit
Machine
clock
φ
Prescaler
Gate input
Valid clock
decision circuit
Wait signal
Clear
To UART 0
,
1 *
1
<To A/D converter>
Internal clock
Pins
Input
control
circuit
Clock
selector
Inverted
Output signal
generator
circuit
Pins
External clock
Select
signal
Function selection
Operation
control
circuit
Timer control status register (TNGSR0) *
1
<TNGSR1>
Interrupt
request signal
#17 (11h) *
2
<#28 (10h)>
*1
:
Channel 0 and channel 1. Figures in < > are for channel 1.
*2
:
Interrupt number
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F423G | Octal Transparent D-type Latches With 3-State Outputs 20-CDIP -55 to 125 |
| MB90F423GA | Octal Transparent D-type Latches With 3-State Outputs 20-CFP -55 to 125 |
| MB90F428G | Octal Transparent D-type Latches With 3-State Outputs 20-LCCC -55 to 125 |
| MB90427G | 16-Bit Original Microcontroller |
| MB90428G | Octal D-type Transparent Latches With 3-State Outputs 20-LCCC -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90435 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90437L | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90437LPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90437LPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90437LPMC | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。