- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86611A 2 CHANNEL(S), 98.304M bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86611A |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 98.304M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 3/43頁 |
| 文件大?。?/td> | 480K |
| 代理商： | MB86611A |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
MB86611A
11
BLOCK FUNCTION
<Physical layer>
Supports asynchronous transfer and isochronous transfer under IEEE 1394 cable environment
100 Mb/s transfer speed
Two ports for analog transceiver/receiver, with bus status monitor, initialization, arbitration and encode/decode functions for data transmission/
reception
<Link layer>
Controls generation and transfer of standard packet in compliance with IEEE 1394
Generates and checks 32-bits CRC for data and header
Incorporates 32-bits cycle timer register and cycle master function
<Transmission/Receipt Packet Processing Unit>
Transmission : Packetizes the header, data, and CRC sections. CRC is generated and added automatically.
Receipt : Separates the 1394 packet into header and data sections and discards CRC section.
<Transmission/Reception FIFO>
Incorporates 1KB FIFO for combined transmission/reception as isochronous transfer
Incorporates 128B FIFO for both transmission/reception as asynchronous transfer
<Sequencer for Universal Transaction>
Controls 1394 bus protocol by setting universal transfer command and transfer auxiliary command
<Dedicated Transaction Circuit>
Packetizes the data dedicated to DVC format from data interface pin and reconstructs a receive data to data interface pin with transmission/re-
ception packet processing unit for transfer
<Registers>
MB86611A’s own control registers, transfer parameter registers, DVC registers, and CSRs are built in. The built- in CSRs have the function
required for Isochronous Resource Manager.
<PLL circuit>
Generates internal operation clock and transfer clock from reference clock generated by crystal oscillator circuit. Reference oscillation frequen-
cy: 8.192 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86612PBT | SERIAL COMM CONTROLLER, PBGA120 |
| MB86964PFV-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MB86965 | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB86976PF-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86612 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86613 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。