參數(shù)資料
型號： MB86604L
廠商： Fujitsu Limited
元件分類： 外設(shè)及接口
英文描述： Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
中文描述： 電可擦除可編程邏輯器件
文件頁數(shù)： 5/56頁
文件大?。?/td> 1294K
代理商： MB86604L
5
MB86604L
Note: The SCSI interface input/output pins can be connected to a single-end type SCSI bus.
2.
MPU Interface
(Continued)
Phase name
MSG
C/D
I/O
Transfer direction
Initiator
Target
Data-out phase
H
H
H
→
←
→
←
→
←
Data-in phase
H
H
L
Command phase
H
L
H
Status phase
H
L
L
Message-out phase
L
L
H
Message-in phase
L
L
L
Pin
number
Symbol*
Pin name
I/O
Function
77
CS0
Chip select 0
I
This is a chip select 0 pin used by MPU to select the SPC as an
I/O device. This is an active-low pin.
80
CS1
Chip select 1
I
This is a chip select 1 pin to select when MPU inputs/outputs the
data on DMA bus through SPC. This is an active-low pin.
98, 97, 96,
95, 94, 93,
92, 91
D15
to
D8
Data 15
to
data 8
I/O
These pins are for the upper byte and parity bit of MPU data bus.
When the CS0 input is valid, these pins serve as I/O ports for the
SPC internal registers. When the CS1 input is valid, these pins
serve as I/O ports for the DMA bus data.
99
UDP
Upper data
parity
89, 88, 87,
86, 85, 84,
83, 82
D7
to
D0
Data 7
to
data 0
I/O
These pins are for the lower byte and parity bit of the MPU data
bus. When the CS0 input is valid, these pins serve as I/O ports
for the SPC internal registers. When the CS1 input is valid, these
pins serve as I/O ports for the DMA bus data.
81
LDP
Lower data
parity
76, 75, 74,
73, 72
A4
to
A0
Address 4
to
address 0
I
These are address input pins to select the SPC internal
registers.
2
RD
(R/W)
Read
(read/write)
I
In the 80-series mode, this is a read signal input pin (IORD or
RD) that MPU reads the SPC. This read signal pin is an active-
low. In the 68-series mode, this pin functions as the control
signal input (R/W) to control the read/write operation to the SPC.
In the read operation, this pin is an active-high. In the write
operation, this pin is an active-low.
1
WR
(LDS)
Write
(lower data
strobe)
I
In the 80-series mode, this pin is a write signal input pin (IOWR
or WR) that MPU writes to the SPC. This write signal input pin is
active-low. In the 68-series mode, this pin function as the lower
data strobe signal input (LDS) that MPU outputs when the lower
byte of data bus is valid. The LDS pin is an active-low.
相關(guān)PDF資料
PDF描述
MB86604 Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
MB86604LPFV Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
MB86605 SCSI-II Protocol Controller(with PCI interface)(SCSI-II 協(xié)議控制器(帶PCI接口))
MB86606A FAST-20 SCSI Protocol Controller
MB86606APMT2 FAST-20 SCSI Protocol Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86604LPFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:SCSI-II Protocol Controller (with single-ended driver/receiver)
MB86606A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FAST-20 SCSI Protocol Controller
MB86606APMT2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FAST-20 SCSI Protocol Controller
MB86612 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC)
MB86612PBT 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*