參數(shù)資料
型號: MB814800-70
廠商: Fujitsu Limited
英文描述: CMOS 512K ×8 BIT FAST PAGE MODE DYNAMIC RAM(CMOS 512K ×8位快速頁面存取模式動態(tài)RAM)
中文描述: 的CMOS為512k × 8位快速頁面模式的動態(tài)隨機存儲器(的CMOS為512k × 8位快速頁面存取模式動態(tài)內(nèi)存)
文件頁數(shù): 12/26頁
文件大?。?/td> 327K
代理商: MB814800-70
12
MB814800-60/MB814800-70
t
CAH
Fig. 5 – READ CYCLE
DESCRIPTION
To implement a read operation, a valid address is latched in by the RAS and CAS address strobes and with WE set to a High level
and OE set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS(t
RAC
),
CAS (t
CAC
), OE (t
OEA
) or column addresses (t
AA
) under the following conditions:
If t
RCD
> t
RCD
(max.), access time = t
CAC
.
If t
RAD
> t
RAD
(max.), access time = t
AA
.
If OE is brought Low after t
RAC
, t
CAC
, or t
AA
(which ever occurs later), access time = t
OEA
.
However, if either CAS or OE goes High, the output returns to a high-impedance state after t
OH
is satisfied.
“H” or
ROW ADD
VALID
DATA
HIGH-Z
t
DZC
HIGH-Z
COLUMN ADD
t
CRP
t
RC
t
RAS
t
RP
t
RCD
t
CSH
t
RSH
t
CAS
RAS
V
IH
V
IL
V
IH
V
IL
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
CAS
WE
DQ
(Output)
A
0
to A
9
V
IH
V
IL
DQ
(Input)
V
IH
V
IL
OE
t
CDD
t
ASR
t
RAH
t
ASC
t
RAD
t
RAL
t
CAL
t
OEL
t
RCH
t
RRH
t
RCS
t
OH
t
OFF
t
AA
t
CAC
t
RAC
t
AR
t
DZO
t
ON
t
OED
t
OH
t
ON
t
OEZ
t
OEA
相關(guān)PDF資料
PDF描述
MB81F643242C 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM
MB81F643242C-10 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM
MB81F643242C-60 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM
MB81F643242C-70 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM
MB81G83222-012 CMOS 2×128K ×32 Synchronous GRAM(CMOS 2×128K ×32位同步圖形RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB8148L-70 制造商:FUJITSU 功能描述:
MB8151 制造商:n/a 功能描述:8151
MB8167-A55 制造商:FUG 功能描述:8167A-55
MB8167A-55 制造商:Fuji Electric 功能描述:MB8167A-55 制造商:FUJITSU 功能描述:MB8167A-55
MB8167A70 制造商:FUJI 功能描述:*