- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377878 > MB15F05L (Fujitsu Limited) Dual Serial Input PLL Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | MB15F05L |
| 廠商： | Fujitsu Limited |
| 英文描述： | Dual Serial Input PLL Frequency Synthesizer |
| 中文描述： | 雙串行輸入鎖相環(huán)頻率合成器 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大小： | 113K |
| 代理商： | MB15F05L |
8
MB15F05L
I
FUNCTIONAL DESCRIPTIONS
The divide ratio can be calculated using the following equation:
f
VCO
= {(P x N) + A} x f
OSC
÷
R (A < N)
f
VCO
:
Output frequency of external voltage controlled oscillator (VCO)
P:
Preset divide ratio of dual modulus prescaler (16 for IF-PLL, 64 or 128 for RF-PLL)
N:
Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A:
Preset divide ratio of binary 7-bit swallow counter (0
≤
A
≤
127)
f
OSC
:
Reference oscillation frequency
R:
Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
Note:
IF-PLL
P = 16, N = 291, A = 7, R = 384, f
OSC
= 19.2 MHz, f
VCO
= 233.15 MHz, fr = 50 kHz (Fixed)
Serial Data Input
Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF–PLL
sections, programmable reference dividers of IF/RF PLL sections are controlled individually.
Serial data of binary data is entered through Data pin.
On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high,
the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.
Table1. Control Bit
Shift Register Configuration
Control bit
Destination of serial data
CN1
CN2
H
L
The programmable reference counter for the RF-PLL.
H
H
The programmable counter and the swallow counter for the RF-PLL
Programmable Reference Counter
C
N
1
1
2
T
1
3
R
1
4
R
2
5
R
3
6
R
4
7
R
5
8
R
6
9
R
7
10
R
8
11
R
9
12
R
10
13
R
11
14
R
12
15
R
13
16
R
14
17
LSB
MSB
Data Flow
C
N
2
T
2
18
CN1, 2
R1 to R14: Divide ratio setting bits for the programmable reference counter (5 to 16,383) [Table. 2]
T1, 2
: Test purpose bit [Table.3]
X
: Dummy bits(Set "0" or "1")
NOTE:
Data input with MSB first.
: Control bit [Table. 1]
19 20 21 22 23
X
X
X
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB15F05LPFV | Dual Serial Input PLL Frequency Synthesizer |
| MB15F05LPV | Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SLPV1 | Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SL | Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SLPFV1 | Dual Serial Input PLL Frequency Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB15F05LPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual Serial Input PLL Frequency Synthesizer |
| MB15F05LPV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SL | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SLPFV1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Dual Serial Input PLL Frequency Synthesizer |
| MB15F07SLPFV1-BND-6E1 | 功能描述:IC SYNTHSZR PLL 1.1GHZ DL 16SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。