- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377878 > MB15E07SLPV1 (FUJITSU LTD) Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler PDF資料下載
參數(shù)資料
| 型號： | MB15E07SLPV1 |
| 廠商： | FUJITSU LTD |
| 元件分類： | XO, clock |
| 英文描述： | Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PBCC16 |
| 封裝： | PLASTIC, BCC-16 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 233K |
| 代理商： | MB15E07SLPV1 |
7
MB15E07
I
FUNCTION DESCRIPTIONS
Pulse Swallow Function
The divide ratio can be calculated using the following equation:
f
VCO
= [(P x N) + A] x f
OSC
÷
R (A < N)
f
VCO
: Output frequency of external voltage controlled oscillator (VCO)
N
: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A
: Preset divide ratio of binary 7-bit swallow counter (0
≤
A
≤
127)
f
OSC
: Output frequency of the reference frequency oscillator
R
: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
P
: Preset divide ratio of modules prescaler (32 or 64)
Serial Data Input
Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference
divider and the programmable divider separately.
Binary serial data is entered through the Data pin.
One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high,
stored data is latched according to the control bit data as follows:
Table.1 Control Bit
Shift Register Configuration
Control bit (CNT)
Destination of serial data
H
17 bit latch (for the programmable reference divider)
L
18 bit latch (for the programmable divider)
1
C
N
T
2
R
1
3
R
2
4
R
3
5
R
4
6
R
5
7
R
6
8
R
7
9
R
8
10
R
9
11
R
10
12
R
11
13
R
12
14
R
13
15
R
14
16
SW
17
FC
18
LDS
MSB
Data Flow
LSB
Programmable Reference Counter
CNT
R1 to R14
SW
FC
LDS
Note : Start data input with MSB first
[Table. 1]
[Table. 2]
[Table. 5]
[Table. 7]
[Table. 6]
: Control bit
: Divide ratio setting bit for the programmable reference counter (5 to 16,383)
: Divide ratio setting bit for the prescaler (32/33 or 64/65)
: Phase control bit for the phase comparator
: LD/fout signal select bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB15E07SL | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler(單串行輸入PLL頻率合成器，片內(nèi)2.5 GHz預(yù)定標(biāo)器) |
| MB15E07SR | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
| MB15E07SRPFT | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
| MB15E07SRPV1 | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
| MB15E07 | Serial Input PLL Frequency Synthesizer(串行輸入PLL頻率合成器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB15E07SLPV1-G-6E1 | 功能描述:IC SYNTHESIZER PLL 2.5GHZ 16BCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| MB15E07SR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
| MB15E07SRPFT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
| MB15E07SRPFT-G-BND | 制造商:FUJITSU 功能描述: |
| MB15E07SRPFT-G-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。