- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377878 > MB15E07LPV (FUJITSU LTD) Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler PDF資料下載
參數(shù)資料
| 型號(hào)： | MB15E07LPV |
| 廠商： | FUJITSU LTD |
| 元件分類： | XO, clock |
| 英文描述： | Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PBCC16 |
| 封裝： | PLASTIC, BCC-16 |
| 文件頁數(shù)： | 7/23頁 |
| 文件大?。?/td> | 289K |
| 代理商： | MB15E07LPV |
7
MB15E07L
I
FUNCTION DESCRIPTIONS
1. Pulse Swallow Function
The divide ratio can be calculated using the following equation:
f
VCO
= [(M
×
N) + A]
×
f
OSC
÷
R (A < N)
f
VCO
: Output frequency of external voltage controlled oscillator (VCO)
N
: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A
: Preset divide ratio of binary 7-bit swallow counter (0
≤
A
≤
127)
f
OSC
: Output frequency of the reference frequency oscillator
R
: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
M
: Preset divide ratio of modules prescaler (32 or 64)
2. Serial Data Input
Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference
divider and the programmable divider separately.
Binary serial data is entered through the Data pin.
One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high,
stored data is latched according to the control bit data as follows:
Table.1 Control Bit
(1) Shift register configuration
Control bit (CNT)
Destination of serial data
H
17 bit latch (for the programmable reference divider)
L
18 bit latch (for the programmable divider)
Programmable reference counter
C
N
T
1
2
R
2
3
R
4
4
R
5
5
R
6
6
R
7
7
R
8
8
R
9
9
R
10
10
R
11
11
R
12
12
R
13
13
R
14
14
SW
15
FC
16
LDS
17
LSB
MSB
Data flow
R
1
R
3
18
CNT
R1 to R14 : Divide ratio setting bit for the programmable reference counter (5 to 16,383)
SW
: Divide ratio setting bit for the prescaler (32/33 or 64/65)
FC
: Phase control bit for the phase comparator
LDS
: LD/fout signal select bit
: Control bit
[Table. 1]
[Table. 2]
[Table. 5]
[Table. 7]
[Table. 6]
Note
:
Start data input with MSB first
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB15E07PFV1 | Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| MB15E07SLPFV1 | Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| MB15E07SLPV1 | Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| MB15E07SL | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler(單串行輸入PLL頻率合成器，片內(nèi)2.5 GHz預(yù)定標(biāo)器) |
| MB15E07SR | Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB15E07LPV1G | 制造商:MIT 功能描述:IC SMD TUBES |
| MB15E07LPV1-G | 制造商:MIT 功能描述:IC SMD TUBES |
| MB15E07PFV1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler |
| MB15E07PFV1-G-10-ERE1 | 制造商:FUJITSU 功能描述: |
| MB15E07PFV1-G-15-ERE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。