MAX9485
Software Mode Programming
(MODE = Low)
In software mode, the I2C interface writes or reads an
8-bit control register in the MAX9485. The control regis-
ter controls the rate settings and the clock outputs.
Since there is only one register in the MAX9485, no
address is assigned to this register. The device has a
programmable 7-bit address for the I2C bus, selected
by SAO1 and SAO2 (Table 8). At power-up with MODE
= low, the MAX9485 reads the state of SAO1 and
SAO2, then latches the I2C device address. Table 9
shows the control register bit mapping. Bit C7 enables
the MCLK output. Bits C5 and C6 enable the clock out-
puts CLK_OUT1 and CLK_OUT2, respectively. Bit C4
selects the sampling rates. Bits C3 and C2 choose the
output frequency-scaling factor. Bits C1 and C0 deter-
mine the sampling frequency. The details are shown in
Tables 10–14.
Serial Interface
The MAX9485 control interface uses a 2-wire I2C serial
interface. The device operates as a slave that sends
and receives data through clock line SCL and data line
SDA to achieve bidirectional communication with the
master. A master (typically a microcontroller) initiates all
data transfers to and from the MAX9485, and generates
the SCL clock that synchronizes the data transfer. The
Programmable Audio Clock Generator
10
______________________________________________________________________________________
FS0
SAMPLING FREQUENCY (kHz)
Low
32
High
44.1
Open
48
Table 5. Selection of Sampling Frequency
SAO1
SAO2
I
2C DEVICE ADDRESS
Open
110 0000
Low
Open
110 0011
High
Open
110 0010
Open
Low
110 0100
Low
110 1000
High
Low
111 0000
Open
High
111 0001
Low
High
111 0010
High
111 0100
Table 8. Register Address Selection
BIT
FUNCTION
C7
MCLK enable/disable
C6, C5
CLK_OUT2, CLK_OUT1 enable/disable
C4
Sampling-rate selection
C3, C2
Frequency-scaling factors
C1, C0
Sampling-frequency selection
Table 9. Control Register Bit Mapping
C7
MCLK
0
Disabled
1
Enabled
Table 10. MCLK Enable/Disable Control
C6
C5
CLK_OUT2
CLK_OUT1
1
Enabled
1
0
Enabled
Disabled
0
1
Disabled
Enabled
0
Disabled
Table 11. CLK_OUT1, 2 Enable/Disable
Control
C4
SAMPLING RATE
0
Standard
1
Doubled
Table 12. Sampling Rate Selection
SAO1
MCLK
Low
Disabled
High
Enabled
Open
Reserved
Table 6. MCLK Enable/Disable Control
SAO1
SAO2
CLK_OUT1
CLK_OUT2
High/low
Open
Enabled
High/low
Low
Enabled
Disabled
High/low
High
Disabled
Enabled
Table 7. CLK_OUT Enable/Disable Control