參數(shù)資料
型號： MAX5734BUTN+T
廠商： Maxim Integrated Products
文件頁數(shù)： 2/28頁
文件大?。?/td> 0K
描述： IC DAC 16BIT 32CHAN SER 56-TQFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,500
設(shè)置時間： 20µs
位數(shù)： 16
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 32
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 2.5W
工作溫度： 0°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 56-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 56-TQFN-EP（8x8）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 32 電壓，單極
采樣率（每秒）： *
MAX5732–MAX5735
32-Channel, 16-Bit, Voltage-Output
DACs with Serial Interface
10
______________________________________________________________________________________
TIMING CHARACTERISTICS—DVDD = +2.7V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +2.7V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCLK
0
25
MHz
SCLK Pulse-Width High
tCH
10
ns
SCLK Pulse-Width Low
tCL
10
ns
SCLK Fall to
CS Fall Setup Time
tSCS
10
ns
CS Fall to SCLK Fall Setup Time
tCSS
10
ns
CS Rise to SCLK Fall
tCS1
At end of cycle in SPI mode only
18
ns
SCLK Fall to
CS Rise Setup Time
tCS2
0ns
DIN to SCLK Fall Setup Time
tDS
10
ns
DIN to SCLK Fall Hold Time
tDH
2ns
SCLK Fall to DOUT Fall
tSCL
Load capacitance = 20pF (Note 9)
35
ns
SCLK Fall to DOUT Rise
tSDH
Load capacitance = 20pF (Note 9)
35
ns
CS Pulse-Width High
tCSPWH
50
ns
CS Pulse-Width Low
tCSPWL
20
ns
LDAC Pulse-Width Low
tLDAC
20
ns
CLR Pulse-Width Low
tCLR
20
ns
TIMING CHARACTERISTICS—DVDD = +4.75V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +4.75V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCLK
033
MHz
SCLK Pulse-Width High
tCH
10
ns
SCLK Pulse-Width Low
tCL
10
ns
SCLK Fall to
CS Fall Setup Time
tSCS
6ns
CS Fall to SCLK Fall Setup Time
tCSS
5ns
CS Rise to SCLK Fall
tCS1
At end of cycle in SPI mode only
15
ns
SCLK Fall to
CS Rise Setup Time
tCS2
0ns
DIN to SCLK Fall Setup Time
tDS
10
ns
DIN to SCLK Fall Hold Time
tDH
2ns
SCLK Fall to DOUT Fall
tSCL
Load capacitance = 20pF
20
ns
SCLK Fall to DOUT Rise
tSDH
Load capacitance = 20pF
20
ns
CS Pulse-Width High
tCSPWH
50
ns
CS Pulse-Width Low
tCSPWL
20
ns
LDAC Pulse-Width Low
tLDAC
20
ns
CLR Pulse-Width Low
tCLR
20
ns
Note 9: The maximum clock frequency (fSCLK) is 10MHz in daisy-chain mode when DVDD < 4.75V.
相關(guān)PDF資料
PDF描述
SP491CN-L IC TXRX RS485 FULL DUPLX 14NSOIC
MAX5734AUTN+T IC DAC 16BIT 32CHAN SER 56-TQFN
SP3243ECA-L IC TXRX RS232 INTELLIGENT 28SSOP
MAX5733AUTN+T IC DAC 16BIT 32CHAN SER 56-TQFN
ADM213EARSZ-REEL IC TXRX RS232 5V 0.1UF 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5734CCTN 制造商:Maxim Integrated Products 功能描述:32-CHANNEL, 16-BIT, VOLTAGE-OUTPUT DACS WITH - Rail/Tube
MAX5734CETN 制造商:Maxim Integrated Products 功能描述:32-CHANNEL, 16-BIT, VOLTAGE-OUTPUT DACS WITH - Rail/Tube
MAX5734CUCB 制造商:Maxim Integrated Products 功能描述:32-CHANNEL, 16-BIT, VOLTAGE-OUTPUT DACS WITH - Rail/Tube
MAX5734CUTN 制造商:Maxim Integrated Products 功能描述:32-CHANNEL, 16-BIT, VOLTAGE-OUTPUT DACS WITH - Rail/Tube
MAX5734EVC16 功能描述:數(shù)模轉(zhuǎn)換器- DAC 32-Channel 16-Bit Voltage-Output DACs with Serial Interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*