- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9888 > MAX1246BEEE+T (Maxim Integrated Products)IC ADC 12BIT SERIAL 16-QSOP PDF資料下載
參數資料
| 型號： | MAX1246BEEE+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 6/25頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SERIAL 16-QSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 位數： | 12 |
| 采樣率（每秒）： | 133k |
| 數據接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 667mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-QSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數目和類型： | 4 個單端，單極；4 個單端，雙極；2 個差分，單極；2 個差分，雙極 |
MAX1246/MAX1247
+2.7V, Low-Power, 4-Channel,
Serial 12-Bit ADCs in QSOP-16
14
______________________________________________________________________________________
conversion already in progress. When internal clock
mode is selected, SSTRB does not go into a high-
impedance state when CS goes high.
Figure 9 shows the SSTRB timing in internal clock
mode. In this mode, data can be shifted in and out of
the MAX1246/MAX1247 at clock rates exceeding
2.0MHz if the minimum acquisition time (tACQ) is kept
above 1.5s.
Data Framing
The falling edge of CS does not start a conversion.
The first logic high clocked into DIN is interpreted as a
start bit and defines the first bit of the control byte. A
conversion starts on SCLK’s falling edge, after the eighth
bit of the control byte (the PD0 bit) is clocked into DIN.
The start bit is defined as follows:
The first high bit clocked into DIN with CS low any
time the converter is idle; e.g., after VDD is applied.
OR
The first high bit clocked into DIN after bit 5 of a con-
version in progress is clocked onto the DOUT pin.
If CS is toggled before the current conversion is com-
plete, the next high bit clocked into DIN is recognized as
a start bit; the current conversion is terminated, and a
new one is started.
SSTRB
CS
SCLK
DIN
DOUT
14
8
12
18
20
24
START
SEL2 SEL1 SEL0
UNI/
BIP
SGL/
DIF
PD1
PD0
B11
MSB
B10
B9
B2
B1
B0
LSB
FILLED WITH
ZEROS
IDLE
CONVERSION
7.5
s MAX
(SHDN = FLOAT)
2
3
5
6
7
9
10
11
19
21
22
23
tCONV
ACQUISITION
(fSCLK = 2MHz)
IDLE
A/D STATE
1.5
s
Figure 8. Internal Clock Mode Timing
tSDV
tSSTRB
PD0 CLOCKED IN
tSTR
SSTRB
SCLK
CS
tSSTRB
Figure 7. External Clock Mode SSTRB Detailed Timing
相關PDF資料 |
PDF描述 |
|---|---|
| MS27484T18B28S | CONN PLUG 28POS STRAIGHT W/SCKT |
| MAX1064BEEG+ | IC ADC 10BIT 400KSPS 24-QSOP |
| MAX1063BEEG+ | IC ADC 10BIT 250KSPS +3V 24-QSOP |
| MS27656T17B99SA | CONN RCPT 23POS WALL MNT W/SCKT |
| MAX150BCWP+T | IC ADC 8BIT W/REF T/H 20-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX1246BEPE | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1246BEPE+ | 功能描述:模數轉換器 - ADC 12-Bit 4Ch 133ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1246BMJE | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1246EVKIT | 功能描述:數據轉換 IC 開發(fā)工具 MAX1246 Eval Kit RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX1246EVL11-QSOP | 功能描述:數據轉換 IC 開發(fā)工具 MAX1246 Eval Kit RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。