參數(shù)資料
型號: MAX1204BMJP
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
中文描述: 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
封裝: 0.300 INCH, CERDIP-20
文件頁數(shù): 6/24頁
文件大?。?/td> 170K
代理商: MAX1204BMJP
C
LOAD
= 100pF
C
LOAD
= 100pF
M
5V, 8-Channel, S erial, 10-Bit ADC
with 3V Digital Interfac e
6
_______________________________________________________________________________________
External clock mode only, C
LOAD
= 100pF
ns
240
ns
ns
ns
ns
ns
ns
ns
ns
20
240
240
240
t
DO
t
DV
t
TR
t
CSS
t
CSH
t
CH
t
CL
t
SSTRB
SCLK Fall to Output Data Valid
CS
Fall to Output Enable
CS
Rise to Output Disable
CS
to SCLK Rise Setup
CS
to SCLK Rise Hold
SCLK Pulse Width High
SCLK Pulse Width Low
SCLK Fall to SSTRB
CONDITIONS
t
SDV
CS
Fall to SSTRB Output Enable
(Note 6)
External clock mode only, C
LOAD
= 100pF
ns
240
t
STR
CS
Rise to SSTRB Output
Disable (Note 6)
Internal clock mode only
ns
0
t
SCK
SSTRB Rise to SCLK Rise
(Note 6)
ns
0
t
DH
DIN to SCLK Hold
μs
ns
1.5
100
t
ACQ
t
DS
Acquisition Time
DIN to SCLK Setup
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
TIMING CHARACTERISTICS
(V
DD
= +5V ±5%, VL = 2.7V to 3.6V, V
SS
= 0V or -5V ±5%, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
100
0
200
200
C
LOAD
= 100pF
240
C
LOAD
= 100pF
Note 1:
Note 2:
Tested at V
DD
= 5.0V; V
SS
= 0V; unipolar input mode.
Relative accuracy is the analog value’s deviation (at any code) from its theoretical value after the full-scale range is
calibrated.
Internal reference, offset nulled.
On-channel grounded; sine-wave applied to all off-channels.
Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
Guaranteed by design. Not subject to production testing.
Common-mode range for analog inputs is from V
SS
to V
DD
.
External load should not change during the conversion for specified accuracy.
Shutdown supply current is measured with VL at 3.3V, and with all digital inputs tied to either VL or GND (Figure 12c);
REFADJ = GND.
Note 10:
Logic supply current is measured with the digital outputs (DOUT and SSTRB) disabled (
CS
high). When the outputs are
active (
CS
low), the logic supply current depends on f
SCLK
, and on the static and capacitive load at DOUT and SSTRB.
Note 11:
Measured at V
SUPPLY
+5% and V
SUPPLY
-5% only.
Note 12:
Measured at VL = 2.7V and VL = 3.6V.
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
相關(guān)PDF資料
PDF描述
MAX1204ACAP 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
MAX1204AEAP 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
MAX1204AEPP 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
MAX1204BCAP 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
MAX1204BEAP 5v, 8-cHANNEL, sERIAL, 10-bIT adc WITH 3v dIGITAL iNTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1205CMH 制造商:Maxim Integrated Products 功能描述:44 PINS MQFP PKG - Bulk
MAX1205CMH+ 制造商:Maxim Integrated Products 功能描述:ADC SGL PIPELINED 1MSPS 14BIT PARALLEL 44MQFP - Rail/Tube
MAX1205CMH+T 制造商:Maxim Integrated Products 功能描述:ADC SGL PIPELINED 1MSPS 14BIT PARALLEL 44MQFP - Tape and Reel
MAX1205CMH-T 制造商:Maxim Integrated Products 功能描述:44 PINS MQFP PKG - Tape and Reel
MAX1205EMH 制造商:Maxim Integrated Products 功能描述:44 PINS MQFP PKG - Bulk