參數(shù)資料
型號(hào)： MAX1190
廠商： Maxim Integrated Products, Inc.
元件分類： ADC
英文描述： Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs
中文描述： 雙路、10位、120Msps、3.3V、低功耗ADC，內(nèi)置電壓基準(zhǔn)及并行輸出
文件頁(yè)數(shù)： 13/21頁(yè)
文件大?。?/td> 739K
代理商： MAX1190
System Timing Requirements
Figure 3 depicts the relationship between the clock
input, analog input, and data output. The MAX1190
samples at the rising edge of the input clock. Output
data for channels A and B is valid on the next rising
edge of the input clock. The output data has an internal
latency of five clock cycles. Figure 3 also determines
the relationship between the input clock parameters
and the valid output data on channels A and B.
Digital Output Data (D0A/B–D9A/B), Output
Data Format Selection (T/B), Output
Enable (
OE
)
All digital outputs, D0A
–
D9A (channel A) and D0B
–
D9B
(channel B), are TTL/CMOS-logic compatible. There is
a five-clock-cycle latency between any particular sam-
ple and its corresponding output data. The output cod-
ing can be chosen to be either straight offset binary or
two
’
s complement (Table 1) controlled by a single pin
(T/B). Pull T/B low to select offset binary and high to
activate two
’
s complement output coding. The capaci-
tive load on digital outputs D0A
–
D9A and D0B
–
D9B
should be kept as low as possible (<15pF) to avoid
large digital currents that could feed back into the ana-
log portion of the MAX1190, thereby degrading its
dynamic performance. Using buffers on the digital out-
puts of the ADCs can further isolate the digital outputs
from heavy capacitive loads. To further improve the
dynamic performance of the MAX1190, small series
resistors (e.g., 100
) can be added to the digital output
paths, close to the MAX1190.
Figure 4 displays the timing relationship between out-
put enable and data output valid, as well as power-
down/wakeup and data output valid.
Power-Down (PD) and Sleep
(SLEEP) Modes
The MAX1190 offers two power-save modes
—
sleep
mode and full power-down mode. In sleep mode
(SLEEP = 1), only the reference bias circuit is active
(both ADCs are disabled), and current consumption is
reduced to 3mA.
To enter full power-down mode, pull PD high. With
OE
simultaneously low, all outputs are latched at the last
value prior to the power down. Pulling
OE
high forces
the digital outputs into a high-impedance state.
Applications Information
Figure 5 depicts a typical application circuit containing
two single-ended to differential converters. The internal
reference provides a V
DD
/2 output voltage for level-
shifting purposes. The input is buffered and then split
to a voltage follower and inverter. One lowpass filter per
amplifier suppresses some of the wideband noise
associated with high-speed operational amplifiers. The
user can select the R
ISO
and C
IN
values to optimize the
filter performance to suit a particular application. For
the application in Figure 5, a R
ISO
of 50
is placed
before the capacitive load to prevent ringing and oscil-
lation. The 22pF C
IN
capacitor acts as a small filter
capacitor.
M
Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC
with Internal Reference and Parallel Outputs
______________________________________________________________________________________
13
OUTPUT
D9A
–
D0A
OE
t
DISABLE
t
ENABLE
HIGH-Z
HIGH-Z
VALID DATA
OUTPUT
D9B
–
D0B
HIGH-Z
HIGH-Z
VALID DATA
Figure 4. Output Timing Diagram
DIFFERENTIAL INPUT
VOLTAGE*
DIFFERENTIAL INPUT
STRAIGHT OFFSET BINARY
T/B = 0
TWO
’
S COMPLEMENT
T/B = 1
V
REF
×
512/512
V
REF
×
1/512
0
-V
REF
×
1/512
-V
REF
×
511/512
-V
REF
×
512/512
+FULL SCALE - 1LSB
+1LSB
Bipolar Zero
-1LSB
-FULL SCALE + 1LSB
-FULL SCALE
11 1111 1111
10 0000 0001
10 0000 0000
01 1111 1111
00 0000 0001
00 0000 0000
01 1111 1111
00 0000 0001
00 0000 0000
11 1111 1111
10 0000 0001
10 0000 0000
Table 1. MAX1190 Output Codes For Differential Inputs
*
VREF= VREFP- VREFN
相關(guān)PDF資料
PDF描述
MAX1190ECM Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs
MAX1191 Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC
MAX1191ETI-T Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC
MAX1198 Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs
MAX1198ECM Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1190ECM+ 制造商:Maxim Integrated Products 功能描述:IC SM ADC LOW POWER 10-BIT DUAL
MAX1190ECM+D 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10Bit 2Ch 120Msps 3.3V Low-Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1190ECM+TD 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10Bit 2Ch 120Msps 3.3V Low-Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1190ECM-D 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1190ECM-TD 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*