- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383312 > MAX1190 (Maxim Integrated Products, Inc.) Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1190 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | ADC |
| 英文描述： | Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| 中文描述： | 雙路、10位、120Msps、3.3V、低功耗ADC，內(nèi)置電壓基準(zhǔn)及并行輸出 |
| 文件頁(yè)數(shù)： | 12/21頁(yè) |
| 文件大小： | 739K |
| 代理商： | MAX1190 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
M
Analog Inputs and Reference
Configurations
The full-scale range of the MAX1190 is determined by the
internally generated voltage difference between REFP
(V
DD
/2 + V
REFIN
/4) and REFN (V
DD
/2 - V
REFIN
/4). The full-
scale range for both on-chip ADCs is adjustable through
the REFIN pin, which is provided for this purpose.
The MAX1190 provides three modes of reference oper-
ation:
Internal reference mode
Buffered external reference mode
Unbuffered external reference mode
In internal reference mode, connect the internal refer-
ence output REFOUT to REFIN through a resistor (e.g.,
10k
) or resistor-divider, if an application requires a
reduced full-scale range. For stability and noise filtering
purposes, bypass REFIN with a >10nF capacitor to
GND. In internal reference mode, REFOUT, COM,
REFP, and REFN become low-impedance outputs.
In buffered external reference mode, adjust the refer-
ence voltage levels externally by applying a stable and
accurate voltage at REFIN. In this mode, COM, REFP,
and REFN are outputs. REFOUT can be left open or
connected to REFIN through a >10k
resistor.
In unbuffered external reference mode, connect REFIN to
GND. This deactivates the on-chip reference buffers for
REFP, COM, and REFN. With their buffers shut down,
these nodes become high-impedance inputs and can be
driven through separate, external reference sources.
For detailed circuit suggestions and how to drive this
dual ADC in buffered/unbuffered external reference
mode, see the
Applications Information
section.
Clock Input (CLK)
The MAX1190
’
s CLK input accepts a CMOS-compati-
ble clock signal. Since the interstage conversion of the
device depends on the repeatability of the rising and
falling edges of the external clock, use a clock with low
jitter and fast rise and fall times (<2ns). In particular,
sampling occurs on the rising edge of the clock signal,
requiring this edge to provide the lowest possible jitter.
Any significant aperture jitter would limit the SNR per-
formance of the on-chip ADCs as follows:
where f
IN
represents the analog input frequency and t
AJ
is the time of the aperture jitter. Clock jitter is especially
critical for undersampling applications. The clock input
should always be considered as an analog input and
routed away from any analog input or other digital signal
lines. The MAX1190 clock input operates with a voltage
threshold set to V
DD
/2. Clock inputs with a duty cycle
other than 50%, must meet the specifications for high and
low periods as stated in the
Electrical Characteristics
.
SNR
f
t
IN
AJ
=
×
×
×
×
20
1
2
log
π
Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC
with Internal Reference and Parallel Outputs
12
______________________________________________________________________________________
N - 6
N
N - 5
N + 1
N - 4
N + 2
N - 3
N + 3
N - 2
N + 4
N - 1
N + 5
N
N + 6
N + 1
5-CLOCK-CYCLE LATENCY
ANALOG INPUT
CLOCK INPUT
DATA OUTPUT
D9A
–
D0A
t
DO
t
CH
t
CL
N - 6
N - 5
N - 4
N - 3
N - 2
N - 1
N
N + 1
DATA OUTPUT
D9B
–
D0B
t
AD
Figure 3. System Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1190ECM | Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1191 | Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC |
| MAX1191ETI-T | Ultra-Low-Power, 7.5Msps, Dual 8-Bit ADC |
| MAX1198 | Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1198ECM | Dual, 8-Bit, 100Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1190ECM+ | 制造商:Maxim Integrated Products 功能描述:IC SM ADC LOW POWER 10-BIT DUAL |
| MAX1190ECM+D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10Bit 2Ch 120Msps 3.3V Low-Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1190ECM+TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10Bit 2Ch 120Msps 3.3V Low-Power ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1190ECM-D | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1190ECM-TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。