- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9886 > MAX1142BCAP+ (Maxim Integrated Products)IC ADC 14BIT 200KSPS 20-SSOP PDF資料下載
參數(shù)資料
| 型號： | MAX1142BCAP+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/20頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 200KSPS 20-SSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 640mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極；1 個(gè)單端，雙極 |
MAX1142/MAX1143
14-Bit ADC, 200ksps, +5V Single-Supply
with Reference
10
______________________________________________________________________________________
User-Programmable Outputs
The MAX1142/MAX1143 have three user-programma-
ble outputs: P0, P1 and P2. The power-on default state
for the programmable outputs is zero. These are push-
pull CMOS outputs suitable for driving a multiplexer, a
PGA, or other signal preconditioning circuitry. The user-
programmable outputs are controlled by bits 0, 1 and 2
of the Control-Byte (Table 2).
The user-programmable outputs are set to zero during
power-on reset (POR) or when
RST goes low. During
hardware or software shutdown P0, P1, and P2 are
unchanged and remain low-impedance.
Starting a Conversion
Start a conversion by clocking a Control-Byte into the
device’s internal shift register. With
CS low, each rising
edge on SCLK clocks a bit from DIN into the
MAX1142/MAX1143’s internal shift register. After
CS
goes low or after a conversion or calibration completes,
the first arriving logic “1” is defined as the start bit of
the Control-Byte. Until this first start bit arrives, any
number of logic “0” bits can be clocked into DIN with
no effect. If at any time during acquisition or conversion,
CS is brought high and then low again, the part is
placed into a state where it can recognize a new start
bit. If a new start bit occurs before the current conver-
sion is complete, the conversion is aborted and a new
acquisition is initiated. Table 1 shows the Control-Byte
format.
Internal and External Clock Modes
The MAX1142/MAX1143 may use either the external
serial clock or the internal clock to perform the succes-
sive-approximation conversion. In both clock modes,
the external clock shifts data in and out of the
MAX1142/MAX1143. Bit 5 (INT/
EXT) of the Control-Byte
programs the clock mode.
External Clock
In external clock mode, the external clock not only
shifts data in and out, but it also drives the A/D conver-
sion steps. In short acquisition mode, SSTRB pulses
high for one clock period after the seventh falling edge
of SCLK, following the start bit. The MSB of the conver-
sion is available at DOUT on the eighth falling edge of
SCLK (Figure 2).
In long acquisition mode, when using the external
clock, SSTRB pulses high for one clock period after the
fifteenth falling edge of SCLK, following the start bit.
The MSB of the conversion is available at DOUT on the
sixteenth falling edge of SCLK (Figure 3).
Table 1. Control-Byte Format
BIT7
(MSB)
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
(LSB)
START
UNI/
BIP
INT/
EXT
M1
M0
P2
P1
P0
BIT
NAME
DESCRIPTION
7 (MSB)
START
The first logic “1” bit, after
CS goes low, defines the beginning of the Control-Byte
6
UNI/
BIP
1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. In unipolar mode, analog
input signals from 0 to +12V (MAX1142) or 0 to VREF (MAX1143) can be converted. In bipolar
mode analog input signals from -12V to +12V (MAX1142) or -VREF to +VREF (MAX1143) can be
converted.
5
INT/
EXT
Selects the internal or external conversion clock. 1 = Internal, 0 = External.
4
M1
M1
M0
MODE
0
24 External clocks per conversion (short acquisition mode)
0
1
Start Calibration. Starts internal calibration
1
0
Software power-down mode
3
M0
1
32 External clocks per conversion (long acquisition mode)
2
1
0(LSB)
P2
P1
P0
These three bits are stored in a port register and output to pins P2–P0 for use in addressing a
MUX or PGA. These three bits are updated in the port register simultaneously when a new
Control-Byte is written.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T19B11SD | CONN PLUG 11POS STRAIGHT W/SCKT |
| MS27467T19B11SB | CONN PLUG 11POS STRAIGHT W/SCKT |
| MS27468T25A61P | CONN RCPT 61POS JAM NUT W/PINS |
| MS27473E16A99PA | CONN PLUG 23POS STRAIGHT W/PINS |
| D38999/26WE99PC | CONN PLUG 23POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1142BCAP+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 200ksps 4.2V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1142BCAP+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 200ksps 4.2V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1142BCAP-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1142BEAP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1142BEAP+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 200ksps 4.2V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。