參數(shù)資料
型號： MAX11211EEE+
廠商： Maxim Integrated Products
文件頁數(shù)： 7/27頁
文件大?。?/td> 0K
描述： ADC 18BIT DELTA-SIGMA 16-QSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 100
位數(shù)： 18
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 667mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 16-SSOP（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 16-QSOP
包裝： 管件
輸入數(shù)目和類型： *
15
Maxim Integrated
18-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
MAX11209/MAX11211
Figure 7. SPI Register Access Read
Table 5. Command Byte (MODE = 0)
Table 6. Command Byte (MODE = 1)
Note: The START bit is used to synchronize the data from the host device. The START bit is always 1.
Command Byte
Communication between the user and the device is con-
ducted through SPI using a command byte. The com-
mand byte consists of two modes differentiated as com-
mand modes and data modes. Command modes and
data modes are further differentiated by decoding the
remaining bits in the command byte. The mode selected
is determined by the MODE bit. If the MODE bit is 0, then
the user is requesting either a conversion, calibration, or
power-down; see Table 5. If the MODE bit is 1, then the
user is selecting a data command and can either read
from or write to a register; see Table 6.
The Status register (STAT1) is a read-only register and
provides general chip operational status to the user. If
the user attempts to calibrate the system and overranges
the internal signal scaling, then a gain overrange condi-
tion is flagged with the SYSOR bit. The last data rate
programmed for the ADC is available in the RATE bits.
If the input signal has exceeded positive or negative full
scale, this condition is flagged with the OR and UR bits.
If the modulator is busy converting, then the MSTAT bit
is set. If a conversion result is ready for readout, the RDY
bit is set; see Table 11.
The Control 1 register (CTRL1) is a read/write register,
and the bits determine the internal oscillator frequency,
unipolar or bipolar input range, selection of an internal or
external clock, enabling or disabling the reference and
input signal buffers, the output data format (offset binary
or two’s complement), and single-cycle or continuous
conversion mode. See Table 12.
The Control 2 register (CTRL2) is a read/write register,
and the bits configure the GPIOs as inputs or outputs
and their values. See Table 13.
The Control 3 register (CTRL3) is a read/write register,
and the bits determine the MAX11209 programmable
gain setting and the calibration register settings for both
the MAX11209 and MAX11211. See Table 14.
The Data register (DATA) is a read-only register. Data is
output from RDY/DOUT on the next 24 SCLK cycles once
CS is forced low. The data bits transition on the falling
edge of SCLK. Data is output MSB first, and is offset
binary or two’s complement, depending on the setting
of the FORMAT bit in the CTRL1 register. See Table 15.
The System Offset Calibration register (SOC) is a read/
write register, and the bits contain the digital value that
corrects the data for system zero scale. See Table 17.
The System Gain Calibration register (SGC) is a read/
write register, and the bits contain the digital value that
corrects the data for system full scale. See Table 18.
The Self-Cal Offset Calibration register (SCOC) is a read/
write register, and the bits contain the value that corrects
the data for chip zero scale. See Table 19.
The Self-Cal Gain Calibration register (SCGC) is a read/
write register, and the bits contain the value that corrects
the data for chip full scale. See Table 20.
tDOE
HIGH-Z
SCLK
X
1
11
X
RS3
RS2
RS1
RS0
W/R
XX
X
XXX
XX
D6
D7
D5
D4
D3
D2
D1
D0
16
89
DIN
tCP
tDOD
tDOT
tDO1
tDOH
CS
RDY/DOUT
tCSS0
tDS
tCSS1
tCL
tCH
tDH
BIT
B7
B6
B5
B4
B3
B2
B1
B0
BIT NAME
START = 1
MODE = 0
CAL1
CAL0
IMPD
RATE2
RATE1
RATE0
BIT
B7
B6
B5
B4
B3
B2
B1
B0
BIT NAME
START = 1
MODE = 1
0
RS3
RS2
RS1
RS0
W/R
相關(guān)PDF資料
PDF描述
IDT72V3654L15PF IC BI FIFO 4096X36 15NS 128QFP
V48B12M250BL3 CONVERTER MOD DC/DC 12V 250W
V48B12M250BL CONVERTER MOD DC/DC 12V 250W
IDT72V3653L15PF IC SYNCFIFO 2048X36 15NS 128TQFP
IDT82P2521BH IC LIU E1 21+1CH SHORT 640-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX11211EEE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11211EEE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11212 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
MAX11212_12 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
MAX11212A 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*