參數(shù)資料
型號(hào)： MAX11211EEE+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 26/27頁(yè)
文件大?。?/td> 0K
描述： ADC 18BIT DELTA-SIGMA 16-QSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 100
位數(shù)： 18
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 667mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 16-SSOP（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 16-QSOP
包裝： 管件
輸入數(shù)目和類型： *
8
Maxim Integrated
18-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
MAX11209/MAX11211
Pin Description
Pin Configuration
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
GPIO1
GPIO4
CLK
SCLK
RDY/DOUT
DIN
CS
DVDD
AVDD
TOP VIEW
QSOP
GPIO2
GPIO3
REFN
GND
REFP
AINN
AINP
+
MAX11209
MAX11211
PIN
NAME
FUNCTION
1
GPIO1
General-Purpose I/O 1. Register controllable using SPI.
2
GPIO2
General-Purpose I/O 2. Register controllable using SPI.
3
GPIO3
General-Purpose I/O 3. Register controllable using SPI.
4
GND
Ground. Ground reference for analog and digital circuitry.
5
REFP
Differential Reference Positive Input. REFP must be more positive than REFN. Connect REFP to a voltage
between AVDD and GND.
6
REFN
Differential Reference Negative Input. REFN must be more negative than REFP. Connect REFN to a volt-
age between AVDD and GND.
7
AINN
Negative Fully Differential Analog Input
8
AINP
Positive Fully Differential Analog Input
9
AVDD
Analog Supply Voltage. Connect a supply voltage between +2.7V and +3.6V with respect to GND.
10
DVDD
Digital Supply Voltage. Connect a digital supply voltage between +1.7V and +3.6V with respect to GND.
11
CS
Active-Low, Chip-Select Logic Input
12
DIN
Serial-Data Input. Data present at DIN is shifted to the device’s internal registers at the rising edge of the
serial clock at SCLK, when the device is accessed for an internal register write or for a command opera-
tion.
13
RDY/DOUT
Data Ready Output/Serial-Data Output. This output serves a dual function. In addition to the serial-data
output function, the RDY/DOUT also indicates that the data is ready when the RDY is logic-low. RDY/
DOUT changes on the falling edge of SCLK.
14
SCLK
Serial-Clock Input. Apply an external serial clock to SCLK.
15
CLK
External Clock Signal Input. When external clock mode is selected (EXTCLK = 1), provide a 2.4576MHz
or 2.048MHz clock signal at CLK. Other frequencies can be used, but the data rate and digital filter
notch frequencies scale accordingly.
16
GPIO4
General-Purpose I/O 4. Register controllable using SPI.
相關(guān)PDF資料
PDF描述
IDT72V3654L15PF IC BI FIFO 4096X36 15NS 128QFP
V48B12M250BL3 CONVERTER MOD DC/DC 12V 250W
V48B12M250BL CONVERTER MOD DC/DC 12V 250W
IDT72V3653L15PF IC SYNCFIFO 2048X36 15NS 128TQFP
IDT82P2521BH IC LIU E1 21+1CH SHORT 640-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX11211EEE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11211EEE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11212 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
MAX11212_12 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
MAX11212A 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:18-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*