參數(shù)資料
型號(hào): MACH111SP-7VC
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: High-Performance EE CMOS Programmable Logic
中文描述: EE PLD, 7.5 ns, PQFP44
封裝: TQFP-44
文件頁數(shù): 19/48頁
文件大?。?/td> 1136K
代理商: MACH111SP-7VC
26
MACH 1 & 2 Families
MACH131 AND MACH131SP
SWITCHING CHARACTERISTICS OVER OPERATING RANGES1
Notes:
1. See “Switching Test Circuit” in the General Information Section of the Vantis 1999 Data Book..
2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modied where
this parameter may be affected.
3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.
Parameter
Symbol
Parameter Description
-5
-7
-10
-12
-14
-15
-18
Unit
Min Max Min Max Min Max Min Max Min Max Min Max Min Max
tPD
Input, I/O, or Feedback to Combinatorial Output
5.5
7.5
10
12
14
15
18
ns
tS
Setup Time from Input, I/O, or Feedback
D-type
3.0
5.5
6.5
7
8.5
10
12
ns
T-type
3.5
6.5
7.5
8
10
11
13.5
ns
tH
Hold Time
0000000
ns
tCO
Clock to Output
4568
10
12
ns
tWL
Clock Width
LOW
2.5
34666
7.5
ns
tWH
HIGH
2.5
34666
7.5
ns
fMAX
Maximum
Frequency
External
Feedback
1/(tS + tCO)
D-type
143
95
80
66.7
54
50
42
MHz
T-type
133
87
74
62.5
50
47.6
39
MHz
Internal Feedback (fCNT)
D-type
182
133
100
76.9
69
66.6
53
MHz
T-type
167
125
91
71.4
57
55.5
44
MHz
No
Feedback
1/(tWL + tWH)
200
167
125
83.3
66.7
MHz
tAR
Asynchronous Reset to Registered Output
8.5
9.5
11
16
19.5
20
24
ns
tARW
Asynchronous Reset Width (Note 2)
4.5
5
7.5
12
14.5
15
18
ns
tARR
Asynchronous Reset Recovery Time (Note 2)
4.5
5
7.5
8
10
12
ns
tAP
Asynchronous Preset to Registered Output
8.5
9.5
11
16
19.5
20
24
ns
tAPW
Asynchronous Preset Width (Note 2)
4.5
5
7.5
12
14.5
15
18
ns
tAPR
Asynchronous Preset Recovery Time (Note 2)
4.5
5
7.5
8
10
12
ns
tEA
Input, I/O, or Feedback to Output Enable
7.5
9.5
10
12
14.5
15
18
ns
tER
Input, I/O, or Feedback to Output Disable
7.5
9.5
10
12
14.5
15
18
ns
tLP
tPD Increase for Powered-Down Macrocell (Note 3)
10
ns
tLPS
tS Increase for Powered-Down Macrocell (Note 3)
7777777
ns
tLPCO
tCO Increase for Powered-Down Macrocell (Note 3)
3333333
ns
tLPEA
tEA Increase for Powered-Down Macrocell (Note 3)
10
ns
相關(guān)PDF資料
PDF描述
MACH131SP-12YI High-Performance EE CMOS Programmable Logic
MACH131SP-14YI High-Performance EE CMOS Programmable Logic
MACH131SP-15VC High-Performance EE CMOS Programmable Logic
MACH131SP-5VC High-Performance EE CMOS Programmable Logic
MACH131SP-7VC High-Performance EE CMOS Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MACH11SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance EE CMOS In-System Programmable Logic
MACH120-12 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic
MACH120-12JC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic
MACH120-15JC 制造商:Advanced Micro Devices 功能描述:
MACH120-15JC-18JI 制造商:Advanced Micro Devices 功能描述: