參數(shù)資料
型號: MAC7121VAG40
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP112
封裝: 20 X 20 MM, 0.65 MM PITCH, ROHS COMPLIANT, LQFP-112
文件頁數(shù): 26/56頁
文件大?。?/td> 1216K
代理商: MAC7121VAG40
MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2
Preliminary
Electrical Characteristics
Freescale Semiconductor
32
3.12 FlexCAN Interface
3.13 Common Flash Module
NOTE
Unless otherwise noted the abbreviation NVM (Non-Volatile Memory) is
used for both program Flash and data Flash.
The time base for all program and data Flash operations, fNVMOP, is derived from the IPS bus clock, fIPS,
using the CFMCLKD register to control the divider ratio. Throughout this section, tIPS refers to 1 ÷ fIPS,
and tNVMOP refers to 1 ÷ fNVMOP. An fNVMOP frequency range limit is imposed for performing program
or erase operations. The CFM does not monitor the frequency and will not prevent program or erase
operation at frequencies above or below the following limits:
Eqn. 19
fNVMOP = 200 KHz gives the fastest program and erase performance. Setting CFMCLKD to a value such
that fNVMOP < 150 KHz should be avoided, as this can damage the Flash memory due to overstress. Setting
CFMCLKD to a value such that fNVMOP > 200 KHz can result in incomplete programming or erasure of
the Flash memory array cells.
3.13.1 Mass Erase Timing
The time required to erase the entire NVM array (both program and data) is calculated using the formula:
Eqn. 20
The setup time can be ignored for this operation.
3.13.2 Blank Check Timing
The time it takes to perform a blank check on the program or data Flash is dependant on the location of the
first non-blank word, starting from relative address zero. One fIPS cycle is required per word to be verified,
and the time required for the operation is calculated using the formula:
Eqn. 21
Table 34. FlexCAN Wake-up Pulse Characteristics
Conditions are shown in Table 7 unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
W1
P FlexCAN Wake-up dominant pulse filtered
tWUP
——
2
μs
W2
P FlexCAN Wake-up dominant pulse passed
tWUP
5—
μs
150 KHz
fNVMOP 200 KHz
<
t
mass ≈ 20000
t
NVMOP
t
check
locations
15
+
() t
IPS
=
相關(guān)PDF資料
PDF描述
MAX9380ESA+ 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO8
MB2052BB-T MB SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PQFP52
MB2541BB,518 MB SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PQFP52
MB2646BB-T MB SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PQFP52
MB508P ECL SERIES, PRESCALER, PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAC7121VAG50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7121VFU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MAC7100 Microcontroller Family Hardware Specifications
MAC7121VFU50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7121VPV 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MAC7100 Microcontroller Family Hardware Specifications
MAC7121VPV50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications