- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380303 > M80C86 (Intel Corp.) CHMOS 16-Bit Microcontroller(16位CHMOS 微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | M80C86 |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS 16-Bit Microcontroller(16位CHMOS 微處理器) |
| 中文描述： | CHMOS 16位微控制器（16位CHMOS微處理器） |
| 文件頁(yè)數(shù)： | 6/19頁(yè) |
| 文件大小： | 277K |
| 代理商： | M80C86 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
M80C86/M80C86-2
Table 1. Pin Description
(Continued)
Symbol
Pin No.
Type
Name and Function
DEN
26
O
DATA ENABLE:
provided as an output enable for the transceiver in
a minimum system which uses the transceiver. DEN is active LOW
during each memory and I/O access and for INTA cycles. For a
read or INTA cycle it is active from the middle of T
2
until the middle
of T
4
, while for a write cycle it is active from the beginning of T
2
until the middle of T
4
. DEN floats to 3-state OFF
(1)
in local bus
‘‘hold acknowledge.’’
HOLD,
HLDA
31, 30
I/O
HOLD:
indicates that another master is requesting a local bus
‘‘hold.’’ To be acknowledged, HOLD must be active HIGH. The
processor receiving the ‘‘hold’’ request will issue HLDA (HIGH) as
an acknowledgement in the middle of a T
1
clock cycle.
Simultaneous with the issuance of HLDA the processor will float the
local bus and control lines. After HOLD is detected as being LOW,
the processor will LOWer the HLDA, and when the processor
needs to run another cycle, it will again drive the local bus and
control lines.
The same rules as for RQ/GT apply regarding when the local bus
will be released.
HOLD is not an asynchronous input. External synchronization
should be provided if the system cannot otherwise guarantee the
setup time.
NOTE:
1. See the section on Bus Hold Circuitry.
FUNCTIONAL DESCRIPTION
STATIC OPERATION
All M80C86 circuitry is of static design. Internal reg-
isters, counters and latches are static and require no
refresh as with dynamic circuit design. This elimi-
nates the minimum operating frequency restriction
placed on other microprocessors. The CMOS
M80C86 can operate from DC to the appropriate up-
per frequency limit. The processor clock may be
stopped in either state (high/low) and held there in-
definitely. This type of operation is especially useful
for system debug or power critical applications.
The M80C86 can be single stepped using only the
CPU clock. This state can be maintained as long as
is necessary. Single step clock operation allows sim-
ple interface circuitry to provide critical information
for bringing up your system.
Static design also allows very low frequency opera-
tion. In a power critical situation, this can provide
extremely low power operation since M80C86 power
dissipation is directly related to operating frequency.
As the system frequency is reduced, so is the oper-
ating power until, ultimately, at a DC input frequency,
the M80C86 power requirement is the standby cur-
rent.
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M80C86-20 | CHMOS 16-Bit Microcontroller(16位CHMOS 微處理器) |
| M80C86-2 | 16-BIT CHMOS MICROPROCESSOR |
| M8216 | 4-BIT PARALLEL BIDIRECTIONAL BUS DRIVER |
| M8226 | 4-BIT PARALLEL BIDIRECTIONAL BUS DRIVER |
| M8284A | CLOCK GENERATOR AND DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M80C86-2 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT CHMOS MICROPROCESSOR |
| M80C86A-2 | 制造商:OK International 功能描述:Microprocessor, 16 Bit, 56 Pin, Plastic, QFP |
| M80C88 | 制造商:OK International 功能描述:Microprocessor, 16 Bit, 40 Pin, Plastic, DIP |
| M80C88A | 制造商:OK International 功能描述:Microprocessor, 16 Bit, 56 Pin, Plastic, QFP |
| M80C88A-2 | 制造商:INTOKI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。