- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384643 > M66280FP (Mitsubishi Electric Corporation) 5120 x 8-BIT LINE MEMORY PDF資料下載
參數(shù)資料
| 型號： | M66280FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 5120 x 8-BIT LINE MEMORY |
| 中文描述： | 5120 × 8位線記憶 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 111K |
| 代理商： | M66280FP |
5120 x 8-BIT LINE MEMORY
M66280FP
MITSUBISHI <DIGITAL ASSP>
DESCRIPTION
The M66280FP is high speed line memory that uses high
performance silicon gate CMOS process technology and adopts
the FIFO (First In First Out) structure consisting of 5120 words x 8
bits.
The M66280FP, performing reading and writing operations at
different cycles independently and asynchronously, is optimal for
buffer memory to be used between equipment of different data
processing speeds.
FEATURES
Memory configuration
High speed cycle
High speed access
Output hold
Reading and writing operations can be completely carried out
independently and asynchronously.
Variable length delay bit
Input/output
TTL direct connection allowable
Output
3 states
5120 words x 8 bits (dynamic memory)
25 ns (Min.)
18 ns (Max.)
3 ns (Min.)
APPLICATION
Digital copying machine
,
laser beam printer, high speed facsimile,
etc.
FUNCTION
When write enable input WEB is set to "L", the contents of data
inputs D0 to D7 are read in synchronization with a rising edge of
write lock input WCK to perform writing operation. When this is the
case,the write address counter is also incremented simultaneously.
When WEB is set to "H", the writing operation is inhibited and the
write address counter stops.
When write reset input WRESB is set to "L", the write address
counter is initialized.
When read enable input REB is set to "L", the contents of memory
are output to data outputs Q0 to Q7 in synchronization with a rising
edge of read clock input RCK to perform reading operation. When
this is the case, the read address counter is incremented
simultaneously.
When REB is set to "H", the reading operation is inhibited and the
read address counter stops. The outputs are placed in a high
impedance state.
When read reset input RRESB is set to "L", the read address
counter is initialized.
PIN CONFIGURATION (TOP VIEW)
Outline 24P2Q-A(SSOP)
24
21
22
23
1
4
3
2
20
5
19
6
16
9
15
10
14
11
13
12
7
8
18
17
Q3
Q0
Q1
Q2
REB
RRESB
D0
D1
D2
D3
WEB
WRESB
M
Q5
GND
RCK
Q4
Q6
Q7
V
CC
WCK
D4
D5
D6
D7
DATA OUTPUT
READ ENABLE
INPUT
READ RESET
INPUT
READ CLOCK
INPUT
DATA OUTPUT
DATA INPUT
WRITE ENABLE
INPUT
WRITE RESET
INPUT
WRITE CLOCK
INPUT
DATA INPUT
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66281FP | 5120 x 8-BIT x 2 LINE MEMORY |
| M66282FP | 8192 x 8-BIT LINE MEMORY |
| M66290AFP | USB DEVICE CONTROLLER |
| M66290AGP | USB DEVICE CONTROLLER |
| M66300FP | PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66280FP(#TB0T) | 制造商:Renesas Electronics Corporation 功能描述: |
| M66281FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120 × 8-Bit × 2 Line Memory |
| M66282FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8192 x 8-BIT LINE MEMORY |
| M66282FP(#TB0T) | 制造商:Renesas Electronics Corporation 功能描述: |
| M66287FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:262144-word x 8-bit x 3-FIELD MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。