參數(shù)資料
型號: M5M4V16G50DFP-8
廠商: Mitsubishi Electric Corporation
英文描述: 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
中文描述: 1,600(2 -銀行甲262144字× 32位)同步圖形RAM
文件頁數(shù): 29/33頁
文件大?。?/td> 167K
代理商: M5M4V16G50DFP-8
M5M4V16G50DFP -8, -10, -12
Jan'97
Preliminary
MITSUBISHI LSIs
16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
MITSUBISHI ELECTRIC
SGRAM (Rev. 0.0)
DQM0 - 3 CONTROL
DQM0 - 3 is a dual function signal defined as the data mask for writes and the output disable for
reads.
During writes, DQM0 - 3 masks input data.
DQM0 - 3 to write mask latency is 0.
During reads, DQM0 - 3 forces output to Hi-Z.
DQM0 - 3 to output Hi-Z latency is 2.
DQM0 masks DQ0-7, DQM1 masks DQ8-15, DQM2 masks DQ16-23, DQM3 masks DQ24-031.
DQM0 - 3 Function
CLK
Command
DQ(0-7)
Write
D0
D2
D3
DQM0
READ
Q0
Q1
Q3
masked by DQM0=High
disabled by DQM0=High
DQ(8-15)
D0
D1
D3
DQM1
Q0
Q2
Q3
masked by DQM1=High
disabled by DQM1=High
DQ(16-23)
D0
D2
D3
DQM2
Q0
Q1
Q3
masked by DQM2=High
disabled by DQM2=High
DQ(24-31)
D0
D1
D3
DQM3
Q1
Q2
Q3
masked by DQM3=High
disabled by DQM3=High
D1
D2
相關(guān)PDF資料
PDF描述
M5M4V64S20ATP-10 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-10L 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-12 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8A 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V17400CTP-60 制造商:Mitsubishi Electric 功能描述:
M5M4V18165CJ-7S 制造商:MITSUBI 功能描述:Electronic Component
M5M4V4169TP20 制造商:MITSU 功能描述:
M5M4V4265CJ 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
M5M4V4265CJ-5 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM