- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180223 > M5LV-512/120-20HI (LATTICE SEMICONDUCTOR CORP) Fifth Generation MACH Architecture PDF資料下載
參數(shù)資料
| 型號： | M5LV-512/120-20HI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | Fifth Generation MACH Architecture |
| 中文描述： | EE PLD, 20 ns, PQFP160 |
| 封裝： | HEAT SINK, PLASTIC, QFP-160 |
| 文件頁數(shù)： | 47/47頁 |
| 文件大?。?/td> | 1145K |
| 代理商： | M5LV-512/120-20HI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁
MACH 5 Family
9
MACH 5 TIMING MODEL
The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5
device, and at the same time, be easy to understand. This model accurately describes all
combinatorial and registered paths through the device, making a distinction between
internal
feedback and external feedback. A signal uses internal feedback when it is fed back into the switch
matrix or block without having to go through the output buffer. The input register specications
are also reported as internal feedback. When a signal is fed back into the switch matrix after having
gone through the output buffer, it is using external feedback.
The parameter, tBUF, is dened as the time it takes to go through the output buffer to the I/O pad.
If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is
followed by an “i”. By adding tBUF to this internal parameter, the external parameter is derived.
For example, tPD = tPDi + tBUF. A diagram representing the modularized MACH 5 timing model is
shown in Figure 7. Refer to the Technical Note entitled MACH 5 Timing and High Speed Design
for a more detailed discussion about the timing parameters.
INPUT REG/
INPUT LATCH
tSIR (S/A)
tHIR (S/A)
tSIL
tHIL
tSRR
tCES
tCEH
tCO (S/A) i
tPDILi
tGOAi
tSRi
tBLK
tSEG
CE
SR
(External Feedback)
(Internal Feedback)
Q
tS (S/A)
tH (S/A)
tSAL
tHAL
tSRR
tCES
tCEH
tPDi
tCO (S/A) i
tPDLi
tGOAi
tSRi
COMB/DFF/
LATCH
CE
SR
tPL1
tPL2
tPL3
IN
OUT
tPT
tEA
tER
tBUF
tSLW
PIN CLK
Q
20446G-014
Figure 7. MACH 5 Timing Model
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5LV-128/68-12YC | Fifth Generation MACH Architecture |
| M5LV-128/68-12YI | Fifth Generation MACH Architecture |
| M5LV-128/68-15YI | Fifth Generation MACH Architecture |
| M5LV-128/68-5YC | Fifth Generation MACH Architecture |
| M5LV-384/160-6HC | Fifth Generation MACH Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M5M | 功能描述:XLR 連接器 5P ADAPT RECEPTACLE RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical |
| M-5M | 制造商:SMC 功能描述:Fitting manifold 9 port Rc1/8 to M5 |
| M5M1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS |
| M5M27C102J15 | 制造商:MITSUBISHI 功能描述:* |
| M5M27C102JK-15 | 制造商:Mitsubishi Electric 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。