- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180223 > M5LV-512/120-20HI (LATTICE SEMICONDUCTOR CORP) Fifth Generation MACH Architecture PDF資料下載
參數(shù)資料
| 型號： | M5LV-512/120-20HI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | Fifth Generation MACH Architecture |
| 中文描述： | EE PLD, 20 ns, PQFP160 |
| 封裝： | HEAT SINK, PLASTIC, QFP-160 |
| 文件頁數(shù)： | 44/47頁 |
| 文件大?。?/td> | 1145K |
| 代理商： | M5LV-512/120-20HI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be congured for
combinatorial, registered or latched operation (Figure 3). The D-type ip-ops can be congured
as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In
order to use this option, these macrocells must be accessed via the I/O pins associated with
macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used
for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins
for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be
used as “buried” macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four congurable clock lines and three congurable set/reset lines to
each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can
be independently selected by any ip-op within a block. The clock lines can be congured to
provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks,
and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks
and one sum-term clock, are available per PAL block. Positive or negative edge clocking is
available as well as advanced clocking features such as
complementary and biphase clocking.
Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful
in applications such as fast data paths. A biphase clock line clocks ip-ops on both the positive
and negative edges of the clock. The conguration options for the four clock lines per PAL block
are as follows:
Clock Line 0 Options
x
Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
x
Product-term clock (A*B*C)
x
Sum-term clock (A+B+C)
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5LV-128/68-12YC | Fifth Generation MACH Architecture |
| M5LV-128/68-12YI | Fifth Generation MACH Architecture |
| M5LV-128/68-15YI | Fifth Generation MACH Architecture |
| M5LV-128/68-5YC | Fifth Generation MACH Architecture |
| M5LV-384/160-6HC | Fifth Generation MACH Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M5M | 功能描述:XLR 連接器 5P ADAPT RECEPTACLE RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical |
| M-5M | 制造商:SMC 功能描述:Fitting manifold 9 port Rc1/8 to M5 |
| M5M1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS |
| M5M27C102J15 | 制造商:MITSUBISHI 功能描述:* |
| M5M27C102JK-15 | 制造商:Mitsubishi Electric 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。