- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359071 > M50LPW041K1T (意法半導(dǎo)體) 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50LPW041K1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 4兆位512KB的× 8，統(tǒng)一座3V電源低引腳數(shù)快閃記憶體 |
| 文件頁(yè)數(shù)： | 4/37頁(yè) |
| 文件大?。?/td> | 268K |
| 代理商： | M50LPW041K1T |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
M50LPW041
4/37
SIGNAL DESCRIPTIONS
There are two different bus interfaces available on
this part. The active interface is selected before
power-up or during Reset using the Interface Con-
figuration Pin, IC.
The signals for each interface are discussed in the
Low Pin Count (LPC) Signal Descriptions section
and the Address/Address Multiplexed (A/A Mux)
Signal Descriptions section below. The supply sig-
nals are discussed in the Supply Signal Descrip-
tions section below.
Low Pin Count (LPC) Signal Descriptions
For the Low Pin Count (LPC) Interface see Figure
1, Logic Diagram, and Table 1, Signal Names.
Input/Output Communications (LAD0-LAD3).
All
Input and Output Communication with the memory
take place on these pins. Addresses and Data for
Bus Read and Bus Write operations are encoded
on these pins.
Input Communication Frame (LFRAME).
The
Input Communication Frame (LFRAME) signals
the start of a bus operation. When Input Commu-
nication Frame is Low, V
IL
, on the rising edge of
the Clock a new bus operation is initiated. If Input
Communication Frame is Low, V
IL
, during a bus
operation then the operation is aborted. When In-
put Communication Frame is High, V
IH
, the cur-
rent bus operation is proceeding or the bus is idle.
Identification Inputs (ID0-ID3).
The Identification
Inputs (ID0-ID3) allow to address up to 16
memories on a bus. The value on addresses A19-
A22 is compared to the hardware strapping on the
ID0-ID3 pins to select which memory is being
addressed, as shown in Table 2.
General Purpose Inputs (GPI0-GPI4).
The Gener-
al Purpose Inputs can be used as digital inputs for
the CPU to read. The General Purpose Input Reg-
ister holds the values on these pins. The pins must
have stable data from before the start of the cycle
that reads the General Purpose Input Register un-
til after the cycle is complete. These pins must not
be left to float, they should be driven Low, V
IL,
or
High, V
IH
.
Interface Configuration (IC).
The Interface Con-
figuration input selects whether the Low Pin Count
(LPC) or the Address/Address Multiplexed (A/A
Mux) Interface is used. The chosen interface must
be selected before power-up or during a Reset
and, thereafter, cannot be changed. The state of
the Interface Configuration, IC, should not be
changed during operation.
Table 2. Memory Identification Input Configuration
Memory
Number
ID2
ID2
ID1
ID0
Top
Bottom
A
22
A
21
A
20
A
19
A
22
A
21
A
20
A
19
1 (Boot)
V
IL
or floating V
IL
or floating V
IL
or floating V
IL
or floating
1
1
1
1
0
0
0
1
2
V
IL
or floating V
IL
or floating V
IL
or floating
V
IH
1
1
1
0
0
0
0
0
3
V
IL
or floating V
IL
or floating
V
IH
V
IL
or floating
1
1
0
1
0
0
1
1
4
V
IL
or floating V
IL
or floating
V
IH
V
IH
1
1
0
0
0
0
1
0
5
V
IL
or floating
V
IH
V
IL
or floating V
IL
or floating
1
0
1
1
0
1
0
1
6
V
IL
or floating
V
IH
V
IL
or floating
V
IH
1
0
1
0
0
1
0
0
7
V
IL
or floating
V
IH
V
IH
V
IL
or floating
1
0
0
1
0
1
1
1
8
V
IL
or floating
V
IH
V
IH
V
IH
1
0
0
0
0
1
1
0
9
V
IH
V
IL
or floating V
IL
or floating V
IL
or floating
0
1
1
1
1
0
0
1
10
V
IH
V
IL
or floating V
IL
or floating
V
IH
0
1
1
0
1
0
0
0
11
V
IH
V
IL
or floating
V
IH
V
IL
or floating
0
1
0
1
1
0
1
1
12
V
IH
V
IL
or floating
V
IH
V
IH
0
1
0
0
1
0
1
0
13
V
IH
V
IH
V
IL
or floating V
IL
or floating
0
0
1
1
1
1
0
1
14
V
IH
V
IH
V
IL
or floating
V
IH
0
0
1
0
1
1
0
0
15
V
IH
V
IH
V
IH
V
IL
or floating
0
0
0
1
1
1
1
1
16
V
IH
V
IH
V
IH
V
IH
0
0
0
0
1
1
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW041N1T | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041N | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041K | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041 | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N1TG | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW041N | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041N1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080 | 制造商:STMicroelectronics 功能描述: |
| M50LPW080K | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080K1 | 功能描述:閃存 3.6V 8M (1Mx8) RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。