參數(shù)資料
型號(hào): M50FW080NB5TG
廠商: 意法半導(dǎo)體
英文描述: 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
中文描述: 8兆1兆× 8,統(tǒng)一座3V電源閃存固件集線器
文件頁(yè)數(shù): 14/47頁(yè)
文件大?。?/td> 765K
代理商: M50FW080NB5TG
21/47
M50FW080
FIRMWARE HUB (FWH) INTERFACE CONFIGURATION REGISTERS
When the Firmware Hub Interface is selected sev-
eral additional registers can be accessed. These
registers control the protection status of the
Blocks, read the General Purpose Input pins and
identify the memory using the Electronic Signature
codes. See Table 11. for the memory map of the
Configuration Registers.
Lock Registers
The Lock Registers control the protection status of
the Blocks. Each Block has its own Lock Register.
Three bits within each Lock Register control the
protection of each block, the Write Lock Bit, the
Read Lock Bit and the Lock Down Bit.
The Lock Registers can be read and written,
though care should be taken when writing as, once
the Lock Down Bit is set, ‘1’, further modifications
to the Lock Register cannot be made until cleared,
to ‘0’, by a reset or power-up.
See Table 12. for details on the bit definitions of
the Lock Registers.
Write Lock. The
Write
Lock
Bit
determines
whether the contents of the Block can be modified
(using the Program or Block Erase Command).
When the Write Lock Bit is set, ‘1’, the block is
write protected; any operations that attempt to
change the data in the block will fail and the Status
Register will report the error. When the Write Lock
Bit is reset, ‘0’, the block is not write protected
through the Lock Register and may be modified
unless write protected through some other means.
When VPP is less than VPPLK all blocks are pro-
tected and cannot be modified, regardless of the
state of the Write Lock Bit. If Top Block Lock, TBL,
is Low, VIL, then the Top Block (Block 15) is write
protected and cannot be modified. Similarly, if
Write Protect, WP, is Low, VIL, then the Main
Blocks (Blocks 0 to 14) are write protected and
cannot be modified.
After power-up or reset the Write Lock Bit is al-
ways set to ‘1’ (write protected).
Read Lock. The
Read
Lock
bit
determines
whether the contents of the Block can be read
(from Read mode). When the Read Lock Bit is set,
‘1’, the block is read protected; any operation that
attempts to read the contents of the block will read
00h instead. When the Read Lock Bit is reset, ‘0’,
read operations in the Block return the data pro-
grammed into the block as expected.
After power-up or reset the Read Lock Bit is al-
ways reset to ‘0’ (not read protected).
Lock Down. The Lock Down Bit provides a
mechanism for protecting software data from sim-
ple hacking and malicious attack. When the Lock
Down Bit is set, ‘1’, further modification to the
Write Lock, Read Lock and Lock Down Bits cannot
be performed. A reset or power-up is required be-
fore changes to these bits can be made. When the
Lock Down Bit is reset, ‘0’, the Write Lock, Read
Lock and Lock Down Bits can be changed.
相關(guān)PDF資料
PDF描述
M524-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
M504-020.0M TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT
M504-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
M614-020.0M TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT
M604-012.8M TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M50FW080NB5TP 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
M50G1041 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Multilayer Ceramic Capacitors
M50G1041-F 制造商:CDE 制造商全稱(chēng):Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors
M50G104J1 功能描述:CAP CER 0.1UF 100V 5% RADIAL RoHS:否 類(lèi)別:電容器 >> 陶瓷 系列:M50 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類(lèi)型:表面貼裝,MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動(dòng) 額定值:AEC-Q200 封裝/外殼:0805(2012 公制) 尺寸/尺寸:0.079" L x 0.047" W(2.00mm x 1.20mm) 高度 - 座高(最大):- 厚度(最大):- 引線間隔:- 特點(diǎn):- 包裝:帶卷 (TR) 引線型:-
M50G1241 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Multilayer Ceramic Capacitors