- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180223 > M5-320/160-6YC (LATTICE SEMICONDUCTOR CORP) Fifth Generation MACH Architecture PDF資料下載
參數(shù)資料
| 型號： | M5-320/160-6YC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | Fifth Generation MACH Architecture |
| 中文描述： | EE PLD, 6.5 ns, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 38/42頁 |
| 文件大?。?/td> | 938K |
| 代理商： | M5-320/160-6YC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁
MACH 5 Family
5
Product-Term Array and Logic Allocator
The product-term array uses the same sum-of-products architecture as PAL devices and consists of
32 inputs (plus their complements) and 64 product terms arranged in 16
clusters. A cluster is a sum-
of-products function with either 3 of 4 product terms.
Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of
three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If
only three product terms in a cluster are steered, the fourth can be used as an input to an XOR
gate for separate logic generation and/or polarity control.
The
wide logic allocator is comprised of all 16 of the individual logic allocators and acts as an output
switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic
allocation scheme in the MACH 5 device allows for the implementation of large equations (up to
32 product terms) with only one pass through the logic array.
Table 4. Product Term Steering Options for PT Clusters and Macrocells
Macrocell
Available Clusters
Macrocell
Available Clusters
M0
C0, C1, C2, C3, C4
M8
C5, C6, C7, C8, C9, C10, C11, C12
M1
C0, C1, C2, C3, C4, C5
M9
C6, C7, C8, C9, C10, C11, C12, C13
M2
C0, C1, C2, C3, C4, C5, C6
M10
C7, C8, C9, C10, C11, C12, C13, C14
M3
C0, C1, C2, C3, C4, C5, C6, C7
M11
C8, C9, C10, C11, C12, C13, C14, C15
M4
C0, C1, C2, C3, C4, C5, C6, C7
M12
C8, C9, C10, C11, C12, C13, C14, C15
M5
C1, C2, C3, C4, C5, C6, C7, C8
M13
C9, C10, C11, C12, C13, C14, C15
M6
C2, C3, C4, C5, C6, C7, C8, C9
M14
C10, C11, C12, C13, C14, C15
M7
C3, C4, C5, C6, C7, C8, C9, C10
M15
C11, C12, C13, C14, C15
Block
Interconnect
Interconnect Feeder
Block
Feeder
32
I/Os
16
2
Macrocells
Logic
Alocator
Control Generator
OE Generator
Product-term
Array
32
Input Register
Path
2
Local
Feedback
20446G-002
Figure 2. PAL Block Structure
相關PDF資料 |
PDF描述 |
|---|---|
| M5-256/68-15VC | Fifth Generation MACH Architecture |
| M5-256/68-15VI | Fifth Generation MACH Architecture |
| M5-256/68-20VI | Fifth Generation MACH Architecture |
| M5-256/68-5VC | Fifth Generation MACH Architecture |
| M5-384/160-10YC | Fifth Generation MACH Architecture |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M53-20171HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20171VLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20190HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20190VLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20350HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
發(fā)布緊急采購，3分鐘左右您將得到回復。